用于AP/路由器应用的2×2 MIMO 802.11 b/g/n 55nm CMOS WLAN SOC

2013 IEEE Asian Solid-State Circuits Conference (A-SSCC) Pub Date : 2013-12-23 DOI:10.1109/ASSCC.2013.6691016

Ying-Yao Lin, Wen-Kai Li, Pi-An Wu, Chih-Lung Chen, Yibin Hsieh, Eric Lu, Edris Rostami, Bryan Huang, Bart Wu, J. Ko, K. Fong, Y. Huang, Chun-Yi Wu, Chia-Hsin Wu, A. Jerng

{"title":"用于AP/路由器应用的2×2 MIMO 802.11 b/g/n 55nm CMOS WLAN SOC","authors":"Ying-Yao Lin, Wen-Kai Li, Pi-An Wu, Chih-Lung Chen, Yibin Hsieh, Eric Lu, Edris Rostami, Bryan Huang, Bart Wu, J. Ko, K. Fong, Y. Huang, Chun-Yi Wu, Chia-Hsin Wu, A. Jerng","doi":"10.1109/ASSCC.2013.6691016","DOIUrl":null,"url":null,"abstract":"A single-chip 2×2 MIMO 802.11 b/g/n compliant WLAN AP/Router system-on-a chip(AP/Router SOC) that integrates all RF, analog, digital PHY, MAC, CPU and 5-port Ethernet functions as well as all necessary peripheral blocks has been integrated in 55nm CMOS. To reduce rBOM and PCB design complexity, two high power CMOS PAs, LNAs, and T/R switches are integrated for the MIMO transceiver. The radio transmits 22.4 dBm CCK mask compliant power and delivers 19dBm with EVM= -30dB at HT20 and 18dBm with EVM= -30dB at HT40. CCK RX sensitivity at the shared antenna port is -99dBm at 1Mbps rate, while CCK RX sensitivity is -100dBm at the auxiliary LNA path.","PeriodicalId":296544,"journal":{"name":"2013 IEEE Asian Solid-State Circuits Conference (A-SSCC)","volume":"25 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-12-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"A 2×2 MIMO 802.11 b/g/n WLAN SOC in 55nm CMOS for AP/Router application\",\"authors\":\"Ying-Yao Lin, Wen-Kai Li, Pi-An Wu, Chih-Lung Chen, Yibin Hsieh, Eric Lu, Edris Rostami, Bryan Huang, Bart Wu, J. Ko, K. Fong, Y. Huang, Chun-Yi Wu, Chia-Hsin Wu, A. Jerng\",\"doi\":\"10.1109/ASSCC.2013.6691016\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A single-chip 2×2 MIMO 802.11 b/g/n compliant WLAN AP/Router system-on-a chip(AP/Router SOC) that integrates all RF, analog, digital PHY, MAC, CPU and 5-port Ethernet functions as well as all necessary peripheral blocks has been integrated in 55nm CMOS. To reduce rBOM and PCB design complexity, two high power CMOS PAs, LNAs, and T/R switches are integrated for the MIMO transceiver. The radio transmits 22.4 dBm CCK mask compliant power and delivers 19dBm with EVM= -30dB at HT20 and 18dBm with EVM= -30dB at HT40. CCK RX sensitivity at the shared antenna port is -99dBm at 1Mbps rate, while CCK RX sensitivity is -100dBm at the auxiliary LNA path.\",\"PeriodicalId\":296544,\"journal\":{\"name\":\"2013 IEEE Asian Solid-State Circuits Conference (A-SSCC)\",\"volume\":\"25 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-12-23\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 IEEE Asian Solid-State Circuits Conference (A-SSCC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASSCC.2013.6691016\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE Asian Solid-State Circuits Conference (A-SSCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASSCC.2013.6691016","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 5

摘要

单片2×2 MIMO 802.11 b/g/n兼容WLAN AP/Router单片系统(AP/Router SOC)集成了所有RF，模拟，数字PHY, MAC, CPU和5端口以太网功能以及所有必要的外围模块，已集成在55nm CMOS中。为了降低rBOM和PCB设计的复杂性，MIMO收发器集成了两个高功率CMOS PAs、lna和T/R开关。该无线电传输22.4 dBm CCK掩码兼容功率，在HT20和HT40分别传输19dBm和18dBm, EVM分别为-30dB和-30dB。在1Mbps速率下，共享天线端口的CCK RX灵敏度为-99dBm，而辅助LNA路径的CCK RX灵敏度为-100dBm。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A 2×2 MIMO 802.11 b/g/n WLAN SOC in 55nm CMOS for AP/Router application

A single-chip 2×2 MIMO 802.11 b/g/n compliant WLAN AP/Router system-on-a chip(AP/Router SOC) that integrates all RF, analog, digital PHY, MAC, CPU and 5-port Ethernet functions as well as all necessary peripheral blocks has been integrated in 55nm CMOS. To reduce rBOM and PCB design complexity, two high power CMOS PAs, LNAs, and T/R switches are integrated for the MIMO transceiver. The radio transmits 22.4 dBm CCK mask compliant power and delivers 19dBm with EVM= -30dB at HT20 and 18dBm with EVM= -30dB at HT40. CCK RX sensitivity at the shared antenna port is -99dBm at 1Mbps rate, while CCK RX sensitivity is -100dBm at the auxiliary LNA path.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2013 IEEE Asian Solid-State Circuits Conference (A-SSCC)

自引率

0.00%

发文量