发布求助
文献互助 智能选刊 最新文献

IEEE Custom Integrated Circuits Conference 2006最新文献

筛选
英文 中文
Measurement results of delay degradation due to power supply noise well correlated with full-chip simulation 电源噪声引起的时延退化的测量结果与全芯片仿真结果具有良好的相关性
IEEE Custom Integrated Circuits Conference 2006 Pub Date : 2006-09-01 DOI: 10.1109/CICC.2006.320930
Y. Ogasahara, Takashi Enami, M. Hashimoto, Takashi Sato, T. Onoye
{"title":"Measurement results of delay degradation due to power supply noise well correlated with full-chip simulation","authors":"Y. Ogasahara, Takashi Enami, M. Hashimoto, Takashi Sato, T. Onoye","doi":"10.1109/CICC.2006.320930","DOIUrl":"https://doi.org/10.1109/CICC.2006.320930","url":null,"abstract":"Power integrity is an crucial design issue in nanometer technologies because of lowered supply voltage and current increase. This paper focuses on gate delay variation due to power/ground noise, and demonstrates measurement results in a 90nm technology. For full-chip simulation, a current model with capacitance and variable resistor is developed to accurately model current dependency on voltage drop. Measurement results are well correlated with simulation, and verify that gate delay depends on average voltage drop","PeriodicalId":269854,"journal":{"name":"IEEE Custom Integrated Circuits Conference 2006","volume":"26 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132059252","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
Comparison and Impact of Substrate Noise Generated by Clocked and Clockless Digital Circuitry 有时钟和无时钟数字电路产生的衬底噪声的比较和影响
IEEE Custom Integrated Circuits Conference 2006 Pub Date : 2006-09-01 DOI: 10.1109/CICC.2006.321003
Jim Le, Christopher Hanken, Martin Held, M. Hagedorn, K. Mayaram, T. Fiez
{"title":"Comparison and Impact of Substrate Noise Generated by Clocked and Clockless Digital Circuitry","authors":"Jim Le, Christopher Hanken, Martin Held, M. Hagedorn, K. Mayaram, T. Fiez","doi":"10.1109/CICC.2006.321003","DOIUrl":"https://doi.org/10.1109/CICC.2006.321003","url":null,"abstract":"A pseudo-random number generator implemented in asynchronous logic generates one-fifth the RMS substrate noise compared to the equivalent design in synchronous logic. An asynchronous 8051 processor generates one-third the RMS substrate noise as the equivalent synchronous design. The SNR of a second order delta-sigma modulator (DSM) is not affected by substrate noise due to an asynchronous processor while it experiences 15 dB degradation when the synchronous 8051 processor is clocked near integer multiples of the DSM sampling frequency","PeriodicalId":269854,"journal":{"name":"IEEE Custom Integrated Circuits Conference 2006","volume":"78 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124311809","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 5
Integrated 155M-10Gbps Framer with 22.5Gbps Low/High Order Cross Connect SoC 集成155M-10Gbps帧与22.5Gbps低/高阶交叉连接SoC
IEEE Custom Integrated Circuits Conference 2006 Pub Date : 2006-09-01 DOI: 10.1109/CICC.2006.321002
K. Venkataraman, V. Suresh, S. Iyengar, M. Ott, S. R. Kalari, J. Zhi, E. Ruetz, M. Gray, B. Reynov, A. Iqbal
{"title":"Integrated 155M-10Gbps Framer with 22.5Gbps Low/High Order Cross Connect SoC","authors":"K. Venkataraman, V. Suresh, S. Iyengar, M. Ott, S. R. Kalari, J. Zhi, E. Ruetz, M. Gray, B. Reynov, A. Iqbal","doi":"10.1109/CICC.2006.321002","DOIUrl":"https://doi.org/10.1109/CICC.2006.321002","url":null,"abstract":"The advent of broadband services requires multi service provisioning platforms (MSPP) to achieve >10Gbps capacity with 1-4 rack unit footprint, power <200W and cost <$10K. Highly integrated SoC using 0.13mu CMOS 19.3times19.3mm die packaged in a 1517 FCBGA affords a unique MSPP solution consisting of 155M-10Gbps SONET/SDH framing, low/high order path processing, grooming, cross-connection up to 22.5Gbps and an embedded processor. A rigorous methodology enabled a production-worthy SoC comprising 9Mgates/14Mbit memory","PeriodicalId":269854,"journal":{"name":"IEEE Custom Integrated Circuits Conference 2006","volume":"172 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"133810815","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
A Fully Integrated DC/DC Converter for Tunable RF Filters 用于可调谐射频滤波器的全集成DC/DC转换器
IEEE Custom Integrated Circuits Conference 2006 Pub Date : 2006-09-01 DOI: 10.1109/CICC.2006.321014
Mohamed Bouhamame, J. Tourret, Luca Lo Coco, S. Toutain, O. Pasquier
{"title":"A Fully Integrated DC/DC Converter for Tunable RF Filters","authors":"Mohamed Bouhamame, J. Tourret, Luca Lo Coco, S. Toutain, O. Pasquier","doi":"10.1109/CICC.2006.321014","DOIUrl":"https://doi.org/10.1109/CICC.2006.321014","url":null,"abstract":"A controllable high voltage DC/DC converter has been designed that can generate an output voltage from 0 to 30V with a 2.8V supply voltage. It is suitable for controlling MEMS and high voltage varicap devices in tunable filters. The proposed DC/DC converter uses a novel approach to decrease the output voltage by cascading two Dickson charge pumps (Dickson, 1976). It is operating with a clock frequency of 16MHz and is built in a 0.25mum Bi-CMOS technology","PeriodicalId":269854,"journal":{"name":"IEEE Custom Integrated Circuits Conference 2006","volume":"25 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"133909895","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 6
Low-Power Design of Pipeline A/D Converters 流水线A/D转换器的低功耗设计
IEEE Custom Integrated Circuits Conference 2006 Pub Date : 2006-09-01 DOI: 10.1109/CICC.2006.320894
S. Kawahito
{"title":"Low-Power Design of Pipeline A/D Converters","authors":"S. Kawahito","doi":"10.1109/CICC.2006.320894","DOIUrl":"https://doi.org/10.1109/CICC.2006.320894","url":null,"abstract":"In this paper, low-power design techniques of highspeed A/D converters are reviewed and discussed. Pipeline and parallel-pipeline architectures are treated as these are dominant architectures when required high sampling rate and high resolution with reasonable power dissipation. A power optimization of pipeline and parallel pipeline ADCs based on models of noise analysis and response time of a building block in the multiple-stage pipeline ADC is also presented. Finally, the theoretical minimum of required power in pipeline ADCs is discussed","PeriodicalId":269854,"journal":{"name":"IEEE Custom Integrated Circuits Conference 2006","volume":"28 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123860691","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 11
Design of a binary-weighted resistor DAC using tunable linearized floating-gate CMOS resistors 利用可调谐线性化浮栅CMOS电阻设计二值加权电阻DAC
IEEE Custom Integrated Circuits Conference 2006 Pub Date : 2006-09-01 DOI: 10.1109/CICC.2006.320867
Erhan Ozalevli, H. Dinç, H. Lo, P. Hasler
{"title":"Design of a binary-weighted resistor DAC using tunable linearized floating-gate CMOS resistors","authors":"Erhan Ozalevli, H. Dinç, H. Lo, P. Hasler","doi":"10.1109/CICC.2006.320867","DOIUrl":"https://doi.org/10.1109/CICC.2006.320867","url":null,"abstract":"We present an implementation of a 4-bit binary-weighted-resistor DAC to be used in quantizers. It is built by using tunable floating-gate CMOS resistors, which exploit the capacitive coupling and voltage storage capabilities of floating-gate transistors and employ scaled-gate linearization technique to suppress the MOSFET nonlinearities. The resistance of these resistors drifts 1.6 middot 10-3% over the period of 10 years at 25degC. By using these resistors, 15-bit accurate DAC is implemented in 0.5mum CMOS process","PeriodicalId":269854,"journal":{"name":"IEEE Custom Integrated Circuits Conference 2006","volume":"10 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123921752","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 10
Digital RF Processor Techniques for Single-Chip Radios 单片机无线电数字射频处理器技术
IEEE Custom Integrated Circuits Conference 2006 Pub Date : 2006-09-01 DOI: 10.1109/CICC.2006.320998
R. Staszewski, K. Muhammad, D. Leipold
{"title":"Digital RF Processor Techniques for Single-Chip Radios","authors":"R. Staszewski, K. Muhammad, D. Leipold","doi":"10.1109/CICC.2006.320998","DOIUrl":"https://doi.org/10.1109/CICC.2006.320998","url":null,"abstract":"RF circuits for multi-GHz frequencies have recently migrated to low-cost digital deep-submicron CMOS processes. Unfortunately, this process environment, which is optimized only for digital logic and SRAM memory, is extremely unfriendly for conventional analog and RF designs. We present fundamental techniques recently developed that transform the RF and analog circuit design complexity to digital domain for a wireless RF transceiver, so that it enjoys the benefits of digital approach, such as process node scaling and design automation. All-digital phase locked loop, all-digital control of phase and amplitude of a polar transmitter, and direct RF sampling techniques allow great flexibility in reconfigurable radio design. Digital signal processing concepts are used to help relieve analog design complexity, allowing one to reduce cost and power consumption in a reconfigurable design environment. VHDL hardware description language is universally used throughout this SoC. The ideas presented have been used in Texas Instruments to develop two generations of commercial digital RF processors: a single-chip Bluetooth radio and a single-chip GSM radio","PeriodicalId":269854,"journal":{"name":"IEEE Custom Integrated Circuits Conference 2006","volume":"64 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127726451","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 14
Circuit Optimization Using Scale Based Sensitivities 基于比例灵敏度的电路优化
IEEE Custom Integrated Circuits Conference 2006 Pub Date : 2006-09-01 DOI: 10.1109/CICC.2006.320839
B. Agrawal, Frank Liu, S. Nassif
{"title":"Circuit Optimization Using Scale Based Sensitivities","authors":"B. Agrawal, Frank Liu, S. Nassif","doi":"10.1109/CICC.2006.320839","DOIUrl":"https://doi.org/10.1109/CICC.2006.320839","url":null,"abstract":"Most robust circuit sizing and optimization algorithms require detailed information about the sensitivity of circuit performance to device behavior. Additionally, rapid technology scaling and the introduction of novel device structures to extend CMOS scaling is resulting in the rapid introduction of new models into our simulation infrastructure. This paper presents a novel technique for the efficient computation of circuit performance sensitivity in a model independent manner. The advantage of the method is that it allows rapid deployment of accurate optimization methods even for new or exploratory models. The use of these gradients was demonstrated in circuit optimization to generate an area vs. timing variability trade-off curve for an SRAM cell design in the presence of N and P device threshold voltage variations","PeriodicalId":269854,"journal":{"name":"IEEE Custom Integrated Circuits Conference 2006","volume":"254 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121164634","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 5
Pulsenet - A Parallel Flash Sampler and Digital Processor IC for Optical SETI 一种用于光学SETI的并行闪光采样器和数字处理器IC
IEEE Custom Integrated Circuits Conference 2006 Pub Date : 2006-09-01 DOI: 10.1109/CICC.2006.320854
A. Howard, Gu-Yeon Wei, W. Dally, P. Horowitz
{"title":"Pulsenet - A Parallel Flash Sampler and Digital Processor IC for Optical SETI","authors":"A. Howard, Gu-Yeon Wei, W. Dally, P. Horowitz","doi":"10.1109/CICC.2006.320854","DOIUrl":"https://doi.org/10.1109/CICC.2006.320854","url":null,"abstract":"PulseNet is a full-custom IC with parallel flash ADC and digital processing that enables an all-sky optical search for extraterrestrial intelligence. It integrates 448 sense amplifiers that digitize 32 analog signals at 1GS/s, and other circuits that filter samples, store candidate signals, and perform astronomical observations. Its ~250,000 CMOS transistors (TSMC 0.25μm) dissipate 1.1W at 400MHz and 2.5V.","PeriodicalId":269854,"journal":{"name":"IEEE Custom Integrated Circuits Conference 2006","volume":"7 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128438950","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
A Time-Slicing Ring Oscillator for Capturing Instantaneous Delay Degradation and Power Supply Voltage Drop 用于捕捉瞬时延迟退化和电源电压下降的时间切片环形振荡器
IEEE Custom Integrated Circuits Conference 2006 Pub Date : 2006-09-01 DOI: 10.1109/CICC.2006.320990
Takashi Sato, Yu Matsumoto, K. Hirakimoto, M. Komoda, J. Mano
{"title":"A Time-Slicing Ring Oscillator for Capturing Instantaneous Delay Degradation and Power Supply Voltage Drop","authors":"Takashi Sato, Yu Matsumoto, K. Hirakimoto, M. Komoda, J. Mano","doi":"10.1109/CICC.2006.320990","DOIUrl":"https://doi.org/10.1109/CICC.2006.320990","url":null,"abstract":"A time-slicing ring oscillator (TSRO) which captures dynamic delay degradation due to instantaneous voltage drop on a power supply network is proposed. Voltage drop impact on delay is directly measured and time-domain effective voltage drop waveforms is also obtained. The TSRO consists of standard logic cells only hence fits almost anywhere in logic circuits for in-situ measurements. Measurement results of a test chip using 90-nm process successfully proved its concept","PeriodicalId":269854,"journal":{"name":"IEEE Custom Integrated Circuits Conference 2006","volume":"18 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115894501","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 11
首页 上一页 下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信