发布求助
文献互助 智能选刊 最新文献

IEEE Custom Integrated Circuits Conference 2006最新文献

筛选
英文 中文
An Ultra Compact Differentially Tuned 6 GHz CMOS LC VCO with Dynamic Common-Mode Feedback 一种具有动态共模反馈的超紧凑差分调谐6ghz CMOS LC压控振荡器
IEEE Custom Integrated Circuits Conference 2006 Pub Date : 2006-09-01 DOI: 10.1109/CICC.2006.320877
B. Soltanian, H. Ainspan, W. Rhee, D. Friedman, P. Kinget
{"title":"An Ultra Compact Differentially Tuned 6 GHz CMOS LC VCO with Dynamic Common-Mode Feedback","authors":"B. Soltanian, H. Ainspan, W. Rhee, D. Friedman, P. Kinget","doi":"10.1109/CICC.2006.320877","DOIUrl":"https://doi.org/10.1109/CICC.2006.320877","url":null,"abstract":"A fully integrated 0.024mm2 differentially tuned 6GHz LC VCO for 6+Gbps high speed serial (HSS) links in a 90nm bulk CMOS is presented. It is smaller than any LC-VCO reported to date at this frequency. Its size is comparable with ring oscillators but it has significantly better phase noise. A circuit technique is introduced to dynamically set the common-mode (CM) voltage of the differential varactor control signals equal to the VCO's CM. Using a differential control a very wide tuning range from 4.5GHz to 7.1GHz (45%) is achieved. The VCO has a measured phase noise of -117.7dBc/Hz at a 3MHz offset from a 5.63GHz carrier while dissipating 14mW from a 1.6V supply","PeriodicalId":269854,"journal":{"name":"IEEE Custom Integrated Circuits Conference 2006","volume":"46 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116970959","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 69
Design and implementation of a reconfigurable heterogeneous multiprocessor SoC 可重构异构多处理器SoC的设计与实现
IEEE Custom Integrated Circuits Conference 2006 Pub Date : 2006-09-01 DOI: 10.1109/CICC.2006.320984
M. Bocchi, Mario de Dominicis, C. Mucci, A. Deledda, F. Campi, Andrea Lodi, M. Toma, R. Guerrieri
{"title":"Design and implementation of a reconfigurable heterogeneous multiprocessor SoC","authors":"M. Bocchi, Mario de Dominicis, C. Mucci, A. Deledda, F. Campi, Andrea Lodi, M. Toma, R. Guerrieri","doi":"10.1109/CICC.2006.320984","DOIUrl":"https://doi.org/10.1109/CICC.2006.320984","url":null,"abstract":"This paper introduces a novel heterogeneous shared memory multiprocessor architecture based on a reconfigurable processor and a standard RISC processor. The work aims at increasing further the computational density of a reconfigurable device by the integration of the reconfigurable hardware into a heterogeneous multi-core architecture. Though a RISC processor has a lower inner computational density than a reconfigurable processor, this work demonstrates that coupling a reconfigurable core to a RISC core leads to a computational density increase by a factor of up to 1.7times on signal processing applications. Moreover, this approach also achieves up to 37% energy savings on the same applications. The multi-core SoC architecture was implemented in 0.13mum technology, achieving a 166MHz clock frequency with an average 340mW power consumption","PeriodicalId":269854,"journal":{"name":"IEEE Custom Integrated Circuits Conference 2006","volume":"104 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115760165","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
Crosstalk Reduction with Nonlinear Transmission Lines for High-Speed VLSI System 高速VLSI系统中非线性传输线串扰抑制
IEEE Custom Integrated Circuits Conference 2006 Pub Date : 2006-09-01 DOI: 10.1109/CICC.2006.320932
Jinsook Kim, W. Ni, E. Kan
{"title":"Crosstalk Reduction with Nonlinear Transmission Lines for High-Speed VLSI System","authors":"Jinsook Kim, W. Ni, E. Kan","doi":"10.1109/CICC.2006.320932","DOIUrl":"https://doi.org/10.1109/CICC.2006.320932","url":null,"abstract":"We report efficient crosstalk and signal reflection reduction with nonlinear transmission lines (NLTLs) for high-speed VLSI. Crosstalk measurements of NLTLs implemented with the Lincoln Lab 0.18mum FDSOI (fully-depleted silicon-on-insulator) CMOS process are performed in time domain as well as by S-parameters up to 25GHz. The excellent suppression capabilities on signal reflection, data-dependent timing errors and crosstalk without any circuit overheads in a broadband illustrate the advantage of the NLTL global interconnect","PeriodicalId":269854,"journal":{"name":"IEEE Custom Integrated Circuits Conference 2006","volume":"24 3","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114096690","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
A Low Power ASK Clock and Data Recovery Circuit for Wireless Implantable Electronics 一种用于无线植入式电子器件的低功耗ASK时钟和数据恢复电路
IEEE Custom Integrated Circuits Conference 2006 Pub Date : 2006-09-01 DOI: 10.1109/CICC.2006.321005
Hong Yu, R. Bashirullah
{"title":"A Low Power ASK Clock and Data Recovery Circuit for Wireless Implantable Electronics","authors":"Hong Yu, R. Bashirullah","doi":"10.1109/CICC.2006.321005","DOIUrl":"https://doi.org/10.1109/CICC.2006.321005","url":null,"abstract":"This paper describes a low power clock and data recovery (CDR) circuit with integrated ASK demodulator for wireless implantable neural recording microsystems. A modulation scheme based on amplitude shift-keying (ASK) and pulse position modulation (PPM) is employed to simplify the complexity of implant circuits and reduce power transmission requirements. A charge-pump based CDR circuit is used to extract non-return to zero data from the demodulated waveforms. A prototype has been fabricated in 2-poly 3-metal 0.6mum bulk CMOS technology in order to validate circuit functionality. The receiver front-end exhibits a sensitivity of 3.2mV p-p at 1MHz. The ASK demodulator and CDR operates over an input data range of 4kbs to 18kbs, measures 300pm by 600pm and dissipates 70pW from a 2.7V supply","PeriodicalId":269854,"journal":{"name":"IEEE Custom Integrated Circuits Conference 2006","volume":"89 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114353806","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 29
On-the-Fly Fidelity Assessment for Trajectory-Based Circuit Macromodels 基于轨迹的电路宏模型的动态保真度评估
IEEE Custom Integrated Circuits Conference 2006 Pub Date : 2006-09-01 DOI: 10.1109/CICC.2006.320884
S. Tiwary, Rob A. Rutenbar
{"title":"On-the-Fly Fidelity Assessment for Trajectory-Based Circuit Macromodels","authors":"S. Tiwary, Rob A. Rutenbar","doi":"10.1109/CICC.2006.320884","DOIUrl":"https://doi.org/10.1109/CICC.2006.320884","url":null,"abstract":"Trajectory methods offer an attractive methodology for automated extraction of macromodels from a set of training simulations. A pervasive concern with models based on regression is the lack of certainty about where they fit correctly. The authors show how the unique structure of a scalable trajectory model allows it to monitor the \"fidelity\" of the fit automatically, and flag where additional model training is warranted. Experimental results demonstrate this self-monitoring ability in practical circuit examples","PeriodicalId":269854,"journal":{"name":"IEEE Custom Integrated Circuits Conference 2006","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123665492","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
A 0.8V 1.52MHz MSVC Relaxation Oscillator with Inverted Mirror Feedback Reference for UHF RFID 一种用于UHF RFID的0.8V 1.52MHz带反照镜反馈参考的MSVC弛豫振荡器
IEEE Custom Integrated Circuits Conference 2006 Pub Date : 2006-09-01 DOI: 10.1109/CICC.2006.320975
R. Barnett, Jin Liu
{"title":"A 0.8V 1.52MHz MSVC Relaxation Oscillator with Inverted Mirror Feedback Reference for UHF RFID","authors":"R. Barnett, Jin Liu","doi":"10.1109/CICC.2006.320975","DOIUrl":"https://doi.org/10.1109/CICC.2006.320975","url":null,"abstract":"A 0.8V nano-power relaxation oscillator for EPC standard UHF RFID transponder is presented. A low-voltage inverted mirror feedback VGS/R reference is proposed to provide correlated current and voltage references for the oscillator. As a result, the oscillator frequency is solely determined by the resistor in the reference and the timing capacitor to meet the frequency tolerance specification. Meanwhile, to minimize the power consumption, a minimum-supply-voltage-constraint (MSVC) design criterion is proposed to minimize the required supply voltage. The inverted mirror feedback technique reduces the headroom requirement of the traditional VGS /R to meet the MSVC. Measurement results show that the entire oscillator requires a minimum supply voltage of 0.8V in the prototype chip fabricated in CMOS 0.13mum technologies. The measured oscillation frequency is 1.52MHz with 400nA total current consumption. The chip area is 13400mum2","PeriodicalId":269854,"journal":{"name":"IEEE Custom Integrated Circuits Conference 2006","volume":"61 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121784312","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 61
Statistical and Corner Modeling of Interconnect Resistance and Capacitance 互连电阻和电容的统计和拐角建模
IEEE Custom Integrated Circuits Conference 2006 Pub Date : 2006-09-01 DOI: 10.1109/CICC.2006.320845
N. Lu
{"title":"Statistical and Corner Modeling of Interconnect Resistance and Capacitance","authors":"N. Lu","doi":"10.1109/CICC.2006.320845","DOIUrl":"https://doi.org/10.1109/CICC.2006.320845","url":null,"abstract":"We describe an innovative and comprehensive interconnect Spice model for IBM 65 nm technology. The model links the variability in the model to the variations in BEOL litho, deposition, etch, and polish process steps, which is an industry first. It provides correct Monte Carlo simulation results, offers correct corner modeling capability, and can also generates a set of optimal interconnect corner models instantly without running Monte Carlo simulations, which is another industry first","PeriodicalId":269854,"journal":{"name":"IEEE Custom Integrated Circuits Conference 2006","volume":"662 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123463831","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 10
Quad Band Digitally Controlled Oscillator for WCDMA Transmitter in 90nm CMOS 用于WCDMA发射机的四频带数字控制振荡器
IEEE Custom Integrated Circuits Conference 2006 Pub Date : 2006-09-01 DOI: 10.1109/CICC.2006.320849
S. Akhtar, M. Ipek, J. Lin, R. Staszewski, P. Litmanen
{"title":"Quad Band Digitally Controlled Oscillator for WCDMA Transmitter in 90nm CMOS","authors":"S. Akhtar, M. Ipek, J. Lin, R. Staszewski, P. Litmanen","doi":"10.1109/CICC.2006.320849","DOIUrl":"https://doi.org/10.1109/CICC.2006.320849","url":null,"abstract":"We present the first published implementation and measurements of a fully integrated phase path for a 3G polar transmitter in deep sub micron CMOS. It includes a single quad band digitally controlled oscillator (DCO) providing modulation capability to handle the wide bandwidth of the WCDMA phase (frequency) data and a switched inverter divider. The complete chip, with integrated LDOs, consumes 20mA from a 1.4V supply while providing a PN of -157dBc/Hz at a 40MHz offset for a 2GHz output","PeriodicalId":269854,"journal":{"name":"IEEE Custom Integrated Circuits Conference 2006","volume":"49 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123821251","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 14
A 20 GS/sec Analog-to-Digital Sigma-Delta Modulator in SiGe HBT Technology SiGe HBT技术中的20gs /秒模数Sigma-Delta调制器
IEEE Custom Integrated Circuits Conference 2006 Pub Date : 2006-09-01 DOI: 10.1109/CICC.2006.320909
Xiangtao Li, W. Kuo, Yuan Lu, J. Cressler
{"title":"A 20 GS/sec Analog-to-Digital Sigma-Delta Modulator in SiGe HBT Technology","authors":"Xiangtao Li, W. Kuo, Yuan Lu, J. Cressler","doi":"10.1109/CICC.2006.320909","DOIUrl":"https://doi.org/10.1109/CICC.2006.320909","url":null,"abstract":"This paper presents a monolithic continuous-time 2nd-order analog-to-digital sigma-delta modulator implemented in third-generation, 200 GHz SiGe HBT technology. The modulator can operate at a sampling rate of 20 GS/sec with SNRs of 30.5 dB over a signal band from DC to 312.5 MHz, and 51 dB over 1 MHz bandwidth. Operating off a +3.5 V power supply, the modulator dissipates a total of 490 mW. The die occupies an area of 1.58 times 1.7 mm2","PeriodicalId":269854,"journal":{"name":"IEEE Custom Integrated Circuits Conference 2006","volume":"734 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131425507","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
Towards a Wearable Electronic Nose Chip 迈向可穿戴电子鼻芯片
IEEE Custom Integrated Circuits Conference 2006 Pub Date : 2006-09-01 DOI: 10.1109/CICC.2006.320857
K. Tang, R. M. Goodman
{"title":"Towards a Wearable Electronic Nose Chip","authors":"K. Tang, R. M. Goodman","doi":"10.1109/CICC.2006.320857","DOIUrl":"https://doi.org/10.1109/CICC.2006.320857","url":null,"abstract":"An electronic nose chip which uses three carbon black polymer sensors as its input is fabricated and tested. Results of longitudinal testing, response to analyte mixtures, temperature dependence, and power dissipation are discussed in the paper. Future work towards a fully integrated wearable electronic nose chip is discussed at the end of the paper","PeriodicalId":269854,"journal":{"name":"IEEE Custom Integrated Circuits Conference 2006","volume":"37 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129890840","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 6
首页 上一页 下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信