Takashi Sato, Yu Matsumoto, K. Hirakimoto, M. Komoda, J. Mano
{"title":"用于捕捉瞬时延迟退化和电源电压下降的时间切片环形振荡器","authors":"Takashi Sato, Yu Matsumoto, K. Hirakimoto, M. Komoda, J. Mano","doi":"10.1109/CICC.2006.320990","DOIUrl":null,"url":null,"abstract":"A time-slicing ring oscillator (TSRO) which captures dynamic delay degradation due to instantaneous voltage drop on a power supply network is proposed. Voltage drop impact on delay is directly measured and time-domain effective voltage drop waveforms is also obtained. The TSRO consists of standard logic cells only hence fits almost anywhere in logic circuits for in-situ measurements. Measurement results of a test chip using 90-nm process successfully proved its concept","PeriodicalId":269854,"journal":{"name":"IEEE Custom Integrated Circuits Conference 2006","volume":"18 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"11","resultStr":"{\"title\":\"A Time-Slicing Ring Oscillator for Capturing Instantaneous Delay Degradation and Power Supply Voltage Drop\",\"authors\":\"Takashi Sato, Yu Matsumoto, K. Hirakimoto, M. Komoda, J. Mano\",\"doi\":\"10.1109/CICC.2006.320990\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A time-slicing ring oscillator (TSRO) which captures dynamic delay degradation due to instantaneous voltage drop on a power supply network is proposed. Voltage drop impact on delay is directly measured and time-domain effective voltage drop waveforms is also obtained. The TSRO consists of standard logic cells only hence fits almost anywhere in logic circuits for in-situ measurements. Measurement results of a test chip using 90-nm process successfully proved its concept\",\"PeriodicalId\":269854,\"journal\":{\"name\":\"IEEE Custom Integrated Circuits Conference 2006\",\"volume\":\"18 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"11\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Custom Integrated Circuits Conference 2006\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CICC.2006.320990\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Custom Integrated Circuits Conference 2006","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC.2006.320990","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A Time-Slicing Ring Oscillator for Capturing Instantaneous Delay Degradation and Power Supply Voltage Drop
A time-slicing ring oscillator (TSRO) which captures dynamic delay degradation due to instantaneous voltage drop on a power supply network is proposed. Voltage drop impact on delay is directly measured and time-domain effective voltage drop waveforms is also obtained. The TSRO consists of standard logic cells only hence fits almost anywhere in logic circuits for in-situ measurements. Measurement results of a test chip using 90-nm process successfully proved its concept