发布求助
文献互助 智能选刊 最新文献

1977 International Electron Devices Meeting最新文献

筛选
英文 中文
Temperature-sensitive switching device thermosenstor 温度敏感开关装置
1977 International Electron Devices Meeting Pub Date : 1900-01-01 DOI: 10.1109/IEDM.1977.189294
J. Nakata, T. Sogo, K. Yamanaka, Y. Mihashi, K. Shirahata
{"title":"Temperature-sensitive switching device thermosenstor","authors":"J. Nakata, T. Sogo, K. Yamanaka, Y. Mihashi, K. Shirahata","doi":"10.1109/IEDM.1977.189294","DOIUrl":"https://doi.org/10.1109/IEDM.1977.189294","url":null,"abstract":"A p-n-p-n temperature-sensitive switching device \"Thermosenstor\" operatable in the temperature range of -30°C to 150°C has been developed by implanting argon ion to the collector junction of the p-n-p-n structure. Argon ion implantation also permits the device to be less sensitive to the dV/dt triggering as well as to eliminate the on-off switching temperature differential. The construction, characteristics and reliability are described.","PeriodicalId":218912,"journal":{"name":"1977 International Electron Devices Meeting","volume":"62 10","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"134226674","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Femto-Joule, high-speed planar GaAs E-JFET logic 飞焦耳，高速平面GaAs E-JFET逻辑
1977 International Electron Devices Meeting Pub Date : 1900-01-01 DOI: 10.1109/IEDM.1977.189204
R. Zuleeg, J. Notthoff, P. E. Friebertshauser, G. Troeger
{"title":"Femto-Joule, high-speed planar GaAs E-JFET logic","authors":"R. Zuleeg, J. Notthoff, P. E. Friebertshauser, G. Troeger","doi":"10.1109/IEDM.1977.189204","DOIUrl":"https://doi.org/10.1109/IEDM.1977.189204","url":null,"abstract":"Selective ion implantation was utilized to fabricate planar integrated circuits with GaAs enhancement-mode junction field-effect transistors (=E-JFET). A nine-stage ring oscillator was fabricated and served as a test vehicle for assessing the speed-power product for digital applications. Correlation of experimental results with theoretical predictions revealed femto-Joule switching characteristics of short-channel devices with LSI capability. The GaAs depletion-mode metal semiconductor field-effect transistor (=D-MESFET) logic gate performance and IC capability were compared with those of the E-JFET.","PeriodicalId":218912,"journal":{"name":"1977 International Electron Devices Meeting","volume":"55 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"133176992","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 13
High performance thin solar cell 高性能薄太阳能电池
1977 International Electron Devices Meeting Pub Date : 1900-01-01 DOI: 10.1109/IEDM.1977.189335
S. Chiang, B. G. Carbajal, G. F. Wakefield
{"title":"High performance thin solar cell","authors":"S. Chiang, B. G. Carbajal, G. F. Wakefield","doi":"10.1109/IEDM.1977.189335","DOIUrl":"https://doi.org/10.1109/IEDM.1977.189335","url":null,"abstract":"A silicon solar cell was designed which has collecting junctions on both the illuminated and dark sides. The characteristics of the two junctions are interdependent, thus the cell is called a Tandem Junction Cell (TJC). The photoresponse I-V performance of cells was measured with either collection from both sides or collection from only the nonilluminated side. Current collected from both sides of a 100 micrometer thick TJC cell was approximately 46mA/cm2(AMO), with the maximum expected at 30-50 micrometers. Current collected from the nonilluminated side only was 34 mA/cm2for 125 micrometer cell and 45 mA/cm2is expected for 30-50 micrometer thickness. The performance of the TJC is forecast to yield a Vocof 0.6V, Iscof 50 mA/cm2for an efficiency of approximately 18% (AMO, 25°C). Comparison of the experimental and calculated current collection results shows close agreement.","PeriodicalId":218912,"journal":{"name":"1977 International Electron Devices Meeting","volume":"52 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"134096172","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Silicon on sapphire magnetodiodes of high sensitiveness 高灵敏度蓝宝石上硅磁二极管
1977 International Electron Devices Meeting Pub Date : 1900-01-01 DOI: 10.1109/IEDM.1977.189178
G. Kamarinos, P. Viktorovitch, S. Cristoloveanu, J. Borel, R. Staderini
{"title":"Silicon on sapphire magnetodiodes of high sensitiveness","authors":"G. Kamarinos, P. Viktorovitch, S. Cristoloveanu, J. Borel, R. Staderini","doi":"10.1109/IEDM.1977.189178","DOIUrl":"https://doi.org/10.1109/IEDM.1977.189178","url":null,"abstract":"The values of recombination parameters (bulk lifetime and surface recombination velocities) of films of Silicon On Sapphire allow the realization of magnetodiodes, which are both very sensitive and compatible with the VLSI Technology. The S. O. S. magnetodiodes we present exhibit an average sensitiveness on the order of some 150 mA/Tesla (10 times the sensitiveness of Hall effect). Besides very low magnetic fields (B = 10-8T = 10γ) are easily detectable.","PeriodicalId":218912,"journal":{"name":"1977 International Electron Devices Meeting","volume":"469 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114202138","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Performance of a 350 character TFT-LC display panel 350字符TFT-LC显示面板的性能
1977 International Electron Devices Meeting Pub Date : 1900-01-01 DOI: 10.1109/IEDM.1977.189330
F. Luo, D. Davies, W. Hester, T. Brody
{"title":"Performance of a 350 character TFT-LC display panel","authors":"F. Luo, D. Davies, W. Hester, T. Brody","doi":"10.1109/IEDM.1977.189330","DOIUrl":"https://doi.org/10.1109/IEDM.1977.189330","url":null,"abstract":"The problems encountered in increasing the resolution of a 6\" × 6\" TFT addressed liquid crystal display from 20 lpi to 30 lpi are described, together with the solutions developed. The major problem relates to the reduced capacitance of the LC element resulting in a lack of frame period storage. Two approaches were utilized: the first consisted of a systematic effort to analyze the factors that influence off \"leakage\" current in the TFT. As a consequence of this a TFT with leakage current of less than one nanoampere was achieved. The alternate approach was to incorporate an extra 5 pF capacitor in each display element. A layout of the matrix circuit was developed which incorporated the capacitor under the gate bus bar, thereby avoiding a sacrifice in the active area of the display element. Both approaches were successful and good quality displays fabricated. Electrical design considerations, TFT fabrication principles and performance of the resulting 6\" × 6\" 30 lpi TFT-LC panel will be presented.","PeriodicalId":218912,"journal":{"name":"1977 International Electron Devices Meeting","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116863499","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Evidence of avalanche breakdown and microplasma noise in GaAs MESFETs 砷化镓mesfet中雪崩击穿和微等离子体噪声的证据
1977 International Electron Devices Meeting Pub Date : 1900-01-01 DOI: 10.1109/IEDM.1977.189249
C. Tsironis, H. Beneking
{"title":"Evidence of avalanche breakdown and microplasma noise in GaAs MESFETs","authors":"C. Tsironis, H. Beneking","doi":"10.1109/IEDM.1977.189249","DOIUrl":"https://doi.org/10.1109/IEDM.1977.189249","url":null,"abstract":"Noise and prebreakdown properties of VPE GaAs MESFETs with and without VPE buffer layer have been investigated. The 1µm gate elements have been produced in the same common manner and with the same geometry starting from the same wafer. With buffer layer no prebreakdown effects are observed. Without buffer layer the instabilities of the DC characteristics, loops and current jumps, as well as the corresponding noise spikes and the noise spectrum can be related to microplasmas activated by avalanche breakdown in the space charge layer of the epi-substrate interface. This effect is located below the drain contact of the MESFETs and is associated by a substrate current flow, no gate current being present. The higher noise factor, also for frequencies higher than X-band, as well as anomalously low values of the breakdown voltage in power devices without buffer layer seems to be affected by that effect.","PeriodicalId":218912,"journal":{"name":"1977 International Electron Devices Meeting","volume":"17 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"117104397","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
Safe method of designing of power transistors circuits with forward second breakdown taken into consideration 考虑正向二次击穿的功率晶体管电路的安全设计方法
1977 International Electron Devices Meeting Pub Date : 1900-01-01 DOI: 10.1109/IEDM.1977.189276
Z. Pióro
{"title":"Safe method of designing of power transistors circuits with forward second breakdown taken into consideration","authors":"Z. Pióro","doi":"10.1109/IEDM.1977.189276","DOIUrl":"https://doi.org/10.1109/IEDM.1977.189276","url":null,"abstract":"In this paper the results of studies of second breakdown phenomenon in bipolar transistors are presented. Along with this a new feature of second breakdown phenomenon and new method of designing of electronic power circuits based on this feature is discussed.","PeriodicalId":218912,"journal":{"name":"1977 International Electron Devices Meeting","volume":"96 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124675278","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
A high gain vertical channel controlled thyristor 一种高增益垂直通道控制晶闸管
1977 International Electron Devices Meeting Pub Date : 1900-01-01 DOI: 10.1109/IEDM.1977.189151
B. Wessels, B. Baliga
{"title":"A high gain vertical channel controlled thyristor","authors":"B. Wessels, B. Baliga","doi":"10.1109/IEDM.1977.189151","DOIUrl":"https://doi.org/10.1109/IEDM.1977.189151","url":null,"abstract":"A new vertical channel field controlled thyristor structure is described. This device has a surface grid structure with a high channel length to width aspect ratio which simultaneously allows achieving high blocking gains and fast gate turn-off capability. The devices have the capability of blocking more than 1000 volts with an applied grid bias of 32 volts, and simultaneously exhibiting a low forward voltage drop in the on-state. In addition, the surface grid structure allows gate turn-off capability with a cathode current turn-off time of less than 0.5 microseconds.","PeriodicalId":218912,"journal":{"name":"1977 International Electron Devices Meeting","volume":"47 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122965292","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Numerical model of the thyristor turn off 晶闸管关断的数值模型
1977 International Electron Devices Meeting Pub Date : 1900-01-01 DOI: 10.1109/IEDM.1977.189240
M. Lietz
{"title":"Numerical model of the thyristor turn off","authors":"M. Lietz","doi":"10.1109/IEDM.1977.189240","DOIUrl":"https://doi.org/10.1109/IEDM.1977.189240","url":null,"abstract":"Numerical modelling of semiconductor device operation has become a useful tool for obtaining a better understanding of physical behavior and for optimizing device performance. In the field of thyristors only a few aspects of transient processes have so far been described. In this paper, results will be presented of the turnoff behavior of power thyristors, based on a numerical one-dimensional time-dependent model of a p+pnpn+structure. The phenomenological semiconductor equations are solved including realistic mobility dependencies and arbitrary base width, doping profile, carrier lifetime distribution, and current commutation rate. Emphasis is laid on the reverse current phase. It is shown: to what extent the reverse current depletes the base - the building up of the blocking voltage and the corresponding reverse current peak - the reverse recovery phase - the dependencies on lifetime distribution, initial current and current commutation rate, which can partly be expressed by analytical formulae. Conclusions concerning the most favorable lifetime profiles are drawn. The calculations are in good agreement with voltage versus time measurements performed on standard devices.","PeriodicalId":218912,"journal":{"name":"1977 International Electron Devices Meeting","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122678781","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
Advanced compatible LSI process for N-MOS, CMOS and bipolar transistors 先进的兼容N-MOS, CMOS和双极晶体管的LSI工艺
1977 International Electron Devices Meeting Pub Date : 1900-01-01 DOI: 10.1109/IEDM.1977.189225
B. Hoefflinger, J. Schneider, G. Zimmer
{"title":"Advanced compatible LSI process for N-MOS, CMOS and bipolar transistors","authors":"B. Hoefflinger, J. Schneider, G. Zimmer","doi":"10.1109/IEDM.1977.189225","DOIUrl":"https://doi.org/10.1109/IEDM.1977.189225","url":null,"abstract":"An advanced LSI process is presented which puts high-performance, high-density n-MOS enhancement/depletion, CMOS and npn bipolar transistors on the same chip in order to realize on-chip systems with combined analog and digital functions. The process involves 6 masks for structure definition and up to 3 photoresist masks for selective implants. Doping is done exclusively by implantation. Standard deviations of MOS threshold voltages are < 100 mV, bipolar current gains can be set between 60 and 300. Sheet resistances of the source and drain as well as the inactive base regions are low for high-frequency performance and high levels of integration. Field threshold and breakdown voltages exceed 25 V.","PeriodicalId":218912,"journal":{"name":"1977 International Electron Devices Meeting","volume":"41 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128389313","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 6
首页 上一页 下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信