2005 IEEE International Symposium on Circuits and Systems最新文献_第5页

Ultra low voltage design considerations of SOI SRAM memory cells SOI SRAM存储单元的超低电压设计考虑

2005 IEEE International Symposium on Circuits and Systems Pub Date : 2005-05-23 DOI: 10.1109/ISCAS.2005.1465531

O. Thomas, A. Amara

引用次数: 4

Low voltage analog synthesizer of orthogonal signals: a current-mode approach 正交信号的低压模拟合成器:电流模式方法

2005 IEEE International Symposium on Circuits and Systems Pub Date : 2005-05-23 DOI: 10.1109/ISCAS.2005.1465435

V.J.S. Oliveira, N. Oki

引用次数: 3

Design and implementation of multiplierless adjustable fractional-delay all-pass filters 无乘法器可调分数延迟全通滤波器的设计与实现

2005 IEEE International Symposium on Circuits and Systems Pub Date : 2005-05-23 DOI: 10.1109/ISCAS.2005.1464965

J. Yli-Kaakinen, T. Saramäki

{"title":"Design and implementation of multiplierless adjustable fractional-delay all-pass filters","authors":"J. Yli-Kaakinen, T. Saramäki","doi":"10.1109/ISCAS.2005.1464965","DOIUrl":"https://doi.org/10.1109/ISCAS.2005.1464965","url":null,"abstract":"This paper describes an algorithm for finding the multiplierless coefficient representations for adjustable fractional-delay (AFD) all-pass filters. The optimization is performed in three basic steps. First, an initial filter is generated using a simple design scheme. Second, this filter is used as a start-up solution for the nonlinear optimization algorithm which is employed for determining a parameter space of the infinite-precision coefficients. This space includes the feasible space where the filter meets the given criteria. The third step involves finding the discrete coefficient values in this space so that the resulting filter meets the criteria with the simplest coefficient representation forms. Examples are included for illustrating the efficiency of the proposed synthesis scheme. In addition, the performance and the complexity of the multiplierless AFD all-pass filters are compared with those of the multiplierless AFD finite-impulse response filters implemented using the modified Farrow structure proposed by Vesma and Saramaki (1997). This comparison shows that the number of adders for the resulting filters are in the best case less than 50 percent compared with those implemented using the modified Farrow structure.","PeriodicalId":191200,"journal":{"name":"2005 IEEE International Symposium on Circuits and Systems","volume":"70 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2005-05-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116172335","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 4

Hardware accelerator design for video segmentation with multi-modal background modelling 基于多模态背景建模的视频分割硬件加速器设计

2005 IEEE International Symposium on Circuits and Systems Pub Date : 2005-05-23 DOI: 10.1109/ISCAS.2005.1464795

Hongtu Jiang, H. Ardö, V. Öwall

{"title":"Hardware accelerator design for video segmentation with multi-modal background modelling","authors":"Hongtu Jiang, H. Ardö, V. Öwall","doi":"10.1109/ISCAS.2005.1464795","DOIUrl":"https://doi.org/10.1109/ISCAS.2005.1464795","url":null,"abstract":"Among many of the algorithms for video segmentation, one based on a statistical background model (Stauffer, C. and Grimson, W., Proc. IEEE Conf. Computer Vision and Pattern Recognition, 1999) was developed with the unique feature of robustness in multi-modal background scenarios. However, with a large number of calculations due to the pixel-wise processing of each frame, such an algorithm could only achieve a low frame rate, far from real-time requirements, on computers. A hardware accelerator is proposed, with a dedicated architecture aimed at addressing both computation and memory bandwidth demands. The whole system is targeted to an FPGA platform, which serves as a real-time test bench where long term effects caused by fixed point quantization and various parameter settings can be studied. Meanwhile, memory bandwidth as well as memory size are investigated, and reduction by up to 60 percent, through similarity exploitation for neighboring Gaussian parameters, is envisioned. Furthermore, a controller synthesis tool is used to relieve the effort for the manual design of the complex control unit which schedules the operations of the whole system.","PeriodicalId":191200,"journal":{"name":"2005 IEEE International Symposium on Circuits and Systems","volume":"201 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2005-05-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116388614","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 44

Field test results for low power bearing estimator sensor nodes 低功率轴承估计器传感器节点的现场测试结果

2005 IEEE International Symposium on Circuits and Systems Pub Date : 2005-05-23 DOI: 10.1109/ISCAS.2005.1465558

P. Julián, A. Andreou, G. Cauwenberghs, M. Stanaćević, David H. Goldberg, P. Mandolesi, Laurence Riddle, S. Shamma

引用次数: 7

Generalized sidelobe cancellers with leakage constraints 具有泄漏约束的广义旁瓣对消器

2005 IEEE International Symposium on Circuits and Systems Pub Date : 2005-05-23 DOI: 10.1109/ISCAS.2005.1465443

Yongzhi Liu, Q. Zou, Zhiping Lin

引用次数: 6

A novel switched-current phase locked loop 一种新型开关电流锁相环

2005 IEEE International Symposium on Circuits and Systems Pub Date : 2005-05-23 DOI: 10.1109/ISCAS.2005.1465212

P. Wilson, R. Wilcock, B. Al-Hashimi

引用次数: 4

Stability analysis of pulse-width-modulated feedback systems with type 2 modulation: the critical case 2型调制脉宽调制反馈系统的稳定性分析:临界情况

2005 IEEE International Symposium on Circuits and Systems Pub Date : 2005-05-23 DOI: 10.1109/ISCAS.2005.1465305

Ling Hou

引用次数: 6

Deterministic and low power BIST based on scan slice overlapping 基于扫描片重叠的确定性低功耗BIST

2005 IEEE International Symposium on Circuits and Systems Pub Date : 2005-05-23 DOI: 10.1109/ISCAS.2005.1465924

Ji Li, Yinhe Han, Xiaowei Li

引用次数: 22

Multi-user receiver using conjugate gradient method for wideband CDMA 基于共轭梯度法的宽带CDMA多用户接收机

2005 IEEE International Symposium on Circuits and Systems Pub Date : 2005-05-23 DOI: 10.1109/ISCAS.2005.1464599

Y. Takizawa, Cindy Bernadeth Tjitrosoewarno, A. Fukasawa

引用次数: 2