发布求助
文献互助 智能选刊 最新文献

2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC)最新文献

筛选
英文 中文
Atomic layer deposition of 25-nm-thin sidewall spacer for enhancement of FinFET performance 25纳米薄边壁间隔层原子层沉积，增强FinFET性能
2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC) Pub Date : 2011-10-13 DOI: 10.1109/ESSDERC.2011.6044229
K. Endo, Y. Ishikawa, T. Matsukawa, Yongxum Liu, S. Oruchi, K. Sakamoto, J. Tsukada, H. Yamauchi, M. Masahara
{"title":"Atomic layer deposition of 25-nm-thin sidewall spacer for enhancement of FinFET performance","authors":"K. Endo, Y. Ishikawa, T. Matsukawa, Yongxum Liu, S. Oruchi, K. Sakamoto, J. Tsukada, H. Yamauchi, M. Masahara","doi":"10.1109/ESSDERC.2011.6044229","DOIUrl":"https://doi.org/10.1109/ESSDERC.2011.6044229","url":null,"abstract":"We have successfully fabricated FinFETs with a 25-nm-short extension of the source/drain by using atomic layer deposition of SiO2 thin films for the side-wall spacer of the gate electrode. The performance of the FinFET has been successfully improved by the reduction of the parasitic resistance.","PeriodicalId":161896,"journal":{"name":"2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC)","volume":"17 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2011-10-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125038655","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Low-noise single Photon Avalanche Diodes in 0.15 μm CMOS technology 采用0.15 μm CMOS技术的低噪声单光子雪崩二极管
2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC) Pub Date : 2011-10-13 DOI: 10.1109/ESSDERC.2011.6044205
L. Pancheri, D. Stoppa
{"title":"Low-noise single Photon Avalanche Diodes in 0.15 μm CMOS technology","authors":"L. Pancheri, D. Stoppa","doi":"10.1109/ESSDERC.2011.6044205","DOIUrl":"https://doi.org/10.1109/ESSDERC.2011.6044205","url":null,"abstract":"Two different Single-Photon Avalanche Diode (SPAD) structures in a standard 0.15-nm CMOS technology are presented. A characterization of the two detectors, having a 10-μm active-area diameter, and monolithically integrated with a passive quenching circuit and a fast comparator is presented. The two devices exhibit respectively a typical dark count rate of 230cps and 160cps, an afterpulsing probability of 2.1% and 1.3% at 30ns dead time, a Photon Detection Probability of 31% and 26 % at λ=470nm and a timing resolution of 170ps and 60ps. The adopted technology is therefore promising for the realization of SPAD-based image sensors with good overall performance.","PeriodicalId":161896,"journal":{"name":"2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC)","volume":"38 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2011-10-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125876160","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 62
Predictive modeling of parasitic substrate currents in high-voltage smart power IC's 高压智能功率集成电路中寄生基板电流的预测建模
2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC) Pub Date : 2011-10-13 DOI: 10.1109/ESSDERC.2011.6044208
F. L. Conte, J. Sallese, M. Kayal
{"title":"Predictive modeling of parasitic substrate currents in high-voltage smart power IC's","authors":"F. L. Conte, J. Sallese, M. Kayal","doi":"10.1109/ESSDERC.2011.6044208","DOIUrl":"https://doi.org/10.1109/ESSDERC.2011.6044208","url":null,"abstract":"This paper presents a modeling methodology for substrate current coupling mechanisms. An equivalent schematic is made using enhanced model of resistances and diodes. These enhanced components were developed in previous work and account for minority and majority carrier propagation inside the semiconductor substrates. For the first time an equivalent schematic accounting for minority carrier is validated on an integrated circuit by modeling the current coupling occurring between two high-voltage H-bridges. The results obtained from the lumped model are in very good agreement with measurements. For the first time, a simulation methodology is proposed to accurately model substrate of smart power IC's using low computer resource.","PeriodicalId":161896,"journal":{"name":"2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC)","volume":"31 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2011-10-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125936534","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Octagonal MOSFET: Reliable device for low power analog applications 八角形MOSFET:低功耗模拟应用的可靠器件
2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC) Pub Date : 2011-10-13 DOI: 10.1109/ESSDERC.2011.6044176
Y. Joly, L. Lopez, J. Portal, H. Aziza, P. Masson, J. Ogier, Y. Bert, F. Julien, P. Fornara
{"title":"Octagonal MOSFET: Reliable device for low power analog applications","authors":"Y. Joly, L. Lopez, J. Portal, H. Aziza, P. Masson, J. Ogier, Y. Bert, F. Julien, P. Fornara","doi":"10.1109/ESSDERC.2011.6044176","DOIUrl":"https://doi.org/10.1109/ESSDERC.2011.6044176","url":null,"abstract":"Low power analog circuits needs large and short MOSFETs biased in the sub-threshold area with good performances in terms of matching. In order to reach these specifications, octagonal transistors are proposed. Due to their design, these transistors avoid hump effect. As a consequence, gate-source voltage matching under-threshold is always at its best level. Moreover, the paper shows the device robustness to hot carrier stress is improved on octagonal NMOS; VT matching degradation due to hot carrier stress is also improved with an octagonal design.","PeriodicalId":161896,"journal":{"name":"2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC)","volume":"31 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2011-10-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116162249","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 5
Si/Ni-Silicide Schottky junctions with atomically flat interfaces using NiSi2 source 使用NiSi2源具有原子平面界面的Si/ ni -硅化肖特基结
2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC) Pub Date : 2011-10-13 DOI: 10.1109/ESSDERC.2011.6044192
M. Koyama, N. Shigemori, K. Ozawa, K. Tachi, K. Kakushima, O. Nakatsuka, K. Ohmori, K. Tsutsui, A. Nishiyama, N. Sugii, K. Yamada, H. Iwai
{"title":"Si/Ni-Silicide Schottky junctions with atomically flat interfaces using NiSi2 source","authors":"M. Koyama, N. Shigemori, K. Ozawa, K. Tachi, K. Kakushima, O. Nakatsuka, K. Ohmori, K. Tsutsui, A. Nishiyama, N. Sugii, K. Yamada, H. Iwai","doi":"10.1109/ESSDERC.2011.6044192","DOIUrl":"https://doi.org/10.1109/ESSDERC.2011.6044192","url":null,"abstract":"Si/Ni-silicide Schottky junctions with atomically flat and thermodynamically stable interfaces have been achieved by using NiSi2 source. The flat interfaces have been obtained from forming thin epitaxial NiSi2 layer without Si substrate consumption on the interfaces. A robust φBn of ∼0.66 eV and ideally stable n-factor of ∼1.00 were achieved from the Schottky barrier diode formed in the straightforward fabrication process. The facts are very beneficial for designing future nano-scale FETs.","PeriodicalId":161896,"journal":{"name":"2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC)","volume":"19 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2011-10-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122303666","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
The study of flat-band voltage shift using arsenic ion-implantation with High-k/Metal Inserted Poly Si gate stacks 砷离子注入高k/金属嵌套多晶硅栅极堆的平带电压漂移研究
2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC) Pub Date : 2011-10-13 DOI: 10.1109/ESSDERC.2011.6044230
B. Kim, Y. Ji, Seungmi Lee, B.K. Jeon, Kee-jeung Lee, K. Hong, Sungki Park
{"title":"The study of flat-band voltage shift using arsenic ion-implantation with High-k/Metal Inserted Poly Si gate stacks","authors":"B. Kim, Y. Ji, Seungmi Lee, B.K. Jeon, Kee-jeung Lee, K. Hong, Sungki Park","doi":"10.1109/ESSDERC.2011.6044230","DOIUrl":"https://doi.org/10.1109/ESSDERC.2011.6044230","url":null,"abstract":"The origin of flat band voltage shift phenomena using arsenic ion-implant in High-k/Metal Inserted Poly Si (HK/MIPS) gate stacks was investigated. Arsenic ion-implantations were carried out on HfSiO and HfSiON dielectric layers. Precise arsenic profile was obtained through front and backside SIMS analysis. From the electrical and physical analysis, we verified that the flat band voltage was shifted due to an arsenic dipole formation at high-k/metal interface. The negative shift of 480mV was obtained with the optimized arsenic ion implant condition.","PeriodicalId":161896,"journal":{"name":"2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC)","volume":"21 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2011-10-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129246984","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
A low cost multi quantum SiGe/Si/Schottky structure for high performance IR detectors 用于高性能红外探测器的低成本多量子SiGe/Si/肖特基结构
2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC) Pub Date : 2011-10-13 DOI: 10.1109/ESSDERC.2011.6044168
M. Kolahdouz, M. Ostling, H. Radamson
{"title":"A low cost multi quantum SiGe/Si/Schottky structure for high performance IR detectors","authors":"M. Kolahdouz, M. Ostling, H. Radamson","doi":"10.1109/ESSDERC.2011.6044168","DOIUrl":"https://doi.org/10.1109/ESSDERC.2011.6044168","url":null,"abstract":"SiGe(C)/Si(C) multi quantum wells (MQWs) individually or in series with a Schottky diode (SQW) have been characterized as the thermistor materials for high performance bolometer application. The thermal response of the thermistor materials is expressed in temperature coefficient of resistance (TCR) and an excellent value of 6%/K is obtained for the SQWs. The noise power spectrum density was also measured and the K1/f was estimated as low as 4.7×10−14. The outstanding characteristics for the SQWs are due to low defect density and high interfacial quality in the multilayer structures. These results are very promising for the rising market of low cost IR detectors in the near future.","PeriodicalId":161896,"journal":{"name":"2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC)","volume":"2 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2011-10-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"113956668","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Nanowire-based RRAM crossbar memory with metallic core-oxide shell nanostructure 基于纳米线的金属核-氧化物壳纳米结构的RRAM交叉棒存储器
2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC) Pub Date : 2011-10-13 DOI: 10.1109/ESSDERC.2011.6044224
C. Cagli, F. Nardi, D. Ielmini, B. Harteneck, Z. Tan, Y. Zhang
{"title":"Nanowire-based RRAM crossbar memory with metallic core-oxide shell nanostructure","authors":"C. Cagli, F. Nardi, D. Ielmini, B. Harteneck, Z. Tan, Y. Zhang","doi":"10.1109/ESSDERC.2011.6044224","DOIUrl":"https://doi.org/10.1109/ESSDERC.2011.6044224","url":null,"abstract":"For the development of crossbar memory arrays with density approaching one Tb/cm2, bottom-up techniques employing nanowire (NW) synthesis and assembly seem most promising. This work demonstrates a resistive switching memory (RRAM) based on core-shell NWs, with Ni core and NiO shell, where resistive switching takes place in the active NiO shell. RRAM devices with two NWs in a crossbar layout display a resistance window of about 5 decades. Unipolar resistance switching is evidenced to occur in the NiO shell at the cross-point junction between NWs. These results support core-shell NWs with metallic core and metal-oxide shell as promising building blocks for functional/scalable bottom-up RRAM technology.","PeriodicalId":161896,"journal":{"name":"2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC)","volume":"44 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2011-10-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128167351","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 5
Optimized silicon photomultipliers with optical trenches 优化硅光电倍增管与光沟槽
2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC) Pub Date : 2011-10-13 DOI: 10.1109/ESSDERC.2011.6044204
R. Pagano, D. Corso, S. Lombardo, S. Libertino, G. Valvo, D. Sanfilippo, A. Russo, P. Fallica, A. Pappalardo, P. Finocchiaro
{"title":"Optimized silicon photomultipliers with optical trenches","authors":"R. Pagano, D. Corso, S. Lombardo, S. Libertino, G. Valvo, D. Sanfilippo, A. Russo, P. Fallica, A. Pappalardo, P. Finocchiaro","doi":"10.1109/ESSDERC.2011.6044204","DOIUrl":"https://doi.org/10.1109/ESSDERC.2011.6044204","url":null,"abstract":"This paper reports on the electrical characteristics of silicon photomultipliers (SiPM) with optimized optical trench technology. The SiPM arrays were characterized from single pixels up to the full 64×64 pixel device. The data clearly show a perfect scaling of the dark current with the pixel number, thus indicating an almost ideal insulation among the pixels in the whole voltage operating range.","PeriodicalId":161896,"journal":{"name":"2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC)","volume":"13 19","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2011-10-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"133085693","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 14
Brain-machine interfaces as the new frontier in extreme miniaturization 脑机接口是极端小型化的新前沿
2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC) Pub Date : 2011-10-13 DOI: 10.1109/ESSDERC.2011.6044240
J. Rabaey
{"title":"Brain-machine interfaces as the new frontier in extreme miniaturization","authors":"J. Rabaey","doi":"10.1109/ESSDERC.2011.6044240","DOIUrl":"https://doi.org/10.1109/ESSDERC.2011.6044240","url":null,"abstract":"The exact functioning and operation of the brain has been and still is to a major degree a great mystery. The recent introduction of advanced imaging tools such as fMRI, EEG and eCoG and, most recently, direct neural sensing are throwing the doors of neuroscience wide open, and enable direct in-vivo observations of the brain at work in dynamic conditions. This may help to address a broad range of neural impairments and diseases, such as stroke, paralysis, epilepsy, depression, etc. However, for all of these to happen it is essential that neural interface circuitry is developed that surpasses the state of the art in ultra-low power miniaturized design by at least an order of magnitude. Furthermore, the resulting sensory/stimulation nodes have to be energy-self contained and support wireless links > 1 Mbps. This paper explores the opportunities of accomplishing just that, and demonstrates the feasibility with a number of examples. The potential outcomes of these developments are just \"mind-blowing\", and can dramatically impact the evolution of human-cyber interfaces in the decades to come.","PeriodicalId":161896,"journal":{"name":"2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2011-10-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131057785","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 9
下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信