发布求助
文献互助 智能选刊 最新文献

IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest.最新文献

筛选
英文 中文
Improved sub-10-nm CMOS devices with elevated source/drain extensions by tunneling si-selective-epitaxial-growth 通过隧道硅选择性外延生长改进了sub- 10nm CMOS器件，提高了源极/漏极扩展
IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest. Pub Date : 2005-12-05 DOI: 10.1109/IEDM.2005.1609290
H. Wakabayashi, T. Tatsumi, N. Ikarashi, M. Oshida, H. Kawamoto, N. Ikezawa, T. Ikezawa, T. Yamamoto, M. Hane, Y. Mochizuki, T. Mogami
{"title":"Improved sub-10-nm CMOS devices with elevated source/drain extensions by tunneling si-selective-epitaxial-growth","authors":"H. Wakabayashi, T. Tatsumi, N. Ikarashi, M. Oshida, H. Kawamoto, N. Ikezawa, T. Ikezawa, T. Yamamoto, M. Hane, Y. Mochizuki, T. Mogami","doi":"10.1109/IEDM.2005.1609290","DOIUrl":"https://doi.org/10.1109/IEDM.2005.1609290","url":null,"abstract":"Improved sub-10-nm CMOS devices have been investigated by the elevated source/drain extensions (eSDE) using the tunneling silicon selective epitaxial growth (Si-SEG) in the reverse-order source/drain formation. In this eSDE technology, the SEG-Si thickness for eSDE region is precisely controlled by the self-limited Si-SEG process within a narrow slit underneath a SiN sidewall film. Moreover, the SEG-Si film for the elevated source/drain (eS/D) region is also achieved simultaneously. As the results of simultaneously-reduced short-channel effect and parasitic resistance, the Ioff-CV/I characteristics are remarkably improved for both n- and pMOSFETs, as compared with published sub-10-nm planar bulk CMOS devices","PeriodicalId":13071,"journal":{"name":"IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest.","volume":"180 1","pages":"145-148"},"PeriodicalIF":0.0,"publicationDate":"2005-12-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"85191151","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
The InP/GaAsSb type-H heterostructure system and its application to high-speed DHBTs and photodetectors: physics, surprises, and opportunities (INVITED) InP/GaAsSb型h异质结构体系及其在高速DHBTs和光电探测器中的应用:物理，惊喜和机遇(特邀)
IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest. Pub Date : 2005-12-05 DOI: 10.1109/IEDM.2005.1609470
C. Bolognesi, H.G. Liu, N. Tao, L. Zheng, X. Zhang, S. Watkins
{"title":"The InP/GaAsSb type-H heterostructure system and its application to high-speed DHBTs and photodetectors: physics, surprises, and opportunities (INVITED)","authors":"C. Bolognesi, H.G. Liu, N. Tao, L. Zheng, X. Zhang, S. Watkins","doi":"10.1109/IEDM.2005.1609470","DOIUrl":"https://doi.org/10.1109/IEDM.2005.1609470","url":null,"abstract":"The InP/GaAsSb/InP \"type-II\" heterostructure system is of interest for high-speed devices such as photodetectors and double heterostructure bipolar transistors (DHBTs) because its band alignment enables the straightforward injection of electrons from a ~0.72 eV p-type GaAsSb layer into n-type InP without any need for interface grading. We briefly review the salient features of the InP-GaAsSb system, and consider some of the surprising device characteristics encountered in InP/GaAsSb -based devices. In several respects, the InP/GaAsSb system is shown to offer very appealing opportunities for the development of high-speed NpN DHBTs with ultrathin base and collector layers","PeriodicalId":13071,"journal":{"name":"IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest.","volume":"236 1","pages":"779-782"},"PeriodicalIF":0.0,"publicationDate":"2005-12-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"82866064","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
High power, high AlGaN/GaN-HEMTs with novel powerbar design 高功率，高AlGaN/ gan - hemt具有新颖的电源棒设计
IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest. Pub Date : 2005-12-05 DOI: 10.1109/IEDM.2005.1609413
R. Lossy, A. Liero, J. Wurfl, G. Trankle
{"title":"High power, high AlGaN/GaN-HEMTs with novel powerbar design","authors":"R. Lossy, A. Liero, J. Wurfl, G. Trankle","doi":"10.1109/IEDM.2005.1609413","DOIUrl":"https://doi.org/10.1109/IEDM.2005.1609413","url":null,"abstract":"Gallium nitride transistors for high power microwave application are often limited by power loss due to extended transistor finger size. A new design for the gate supply is presented which allows for higher power gain compared to conventional transistor designs. Using this technique a linear gain of 20 dB is measured for a packaged power device delivering 28 Watt at 2GHz","PeriodicalId":13071,"journal":{"name":"IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest.","volume":"12 1","pages":"580-582"},"PeriodicalIF":0.0,"publicationDate":"2005-12-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"85167633","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Detectors, sensors, and mems thin film transistors for displays and system on panel 用于显示器和面板系统的探测器、传感器和mems薄膜晶体管
IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest. Pub Date : 2005-12-05 DOI: 10.1109/IEDM.2005.1609506
K. Chung, A. Akinwande
{"title":"Detectors, sensors, and mems thin film transistors for displays and system on panel","authors":"K. Chung, A. Akinwande","doi":"10.1109/IEDM.2005.1609506","DOIUrl":"https://doi.org/10.1109/IEDM.2005.1609506","url":null,"abstract":"","PeriodicalId":13071,"journal":{"name":"IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest.","volume":"40 1","pages":"910-910"},"PeriodicalIF":0.0,"publicationDate":"2005-12-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"82436659","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Highly scalable flash memory with novel deep trench isolation embedded into highperformance cmos for the 90nm node & beyond 高度可扩展的闪存，新颖的深沟槽隔离嵌入到高性能cmos中，用于90nm节点及以上
IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest. Pub Date : 2005-12-05 DOI: 10.1109/IEDM.2005.1609346
D. Shum, A. Tilke, L. Pescini, M. Stiftinger, R. Kakoschke, K.J. Han, S. Kim, V. Hecht, N. Chan, A. Yang, R. Broze
{"title":"Highly scalable flash memory with novel deep trench isolation embedded into highperformance cmos for the 90nm node & beyond","authors":"D. Shum, A. Tilke, L. Pescini, M. Stiftinger, R. Kakoschke, K.J. Han, S. Kim, V. Hecht, N. Chan, A. Yang, R. Broze","doi":"10.1109/IEDM.2005.1609346","DOIUrl":"https://doi.org/10.1109/IEDM.2005.1609346","url":null,"abstract":"A flash memory cell with 90nm ground-rules has been embedded in a high performance (HP) CMOS logic process. A deep trench isolation (DTi) process module enables an isolated Pwell (IPW) bias scheme for the first time, leading to flash write/erase (W/E) by FN tunneling without GIDL, a key feature for low-power (LP) electronics. IPW leads to a compact cell design and a highly scalable high-voltage (HV) periphery through the narrow intrawell and interwell isolation spaces. The memory arrays are defined by DTi of each bitline (BL) from its neighboring BL. The HV bias can be scaled with a carefully designed retrograde triple-well that enables a symmetrical gate-well bias","PeriodicalId":13071,"journal":{"name":"IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest.","volume":"9 1","pages":"344-347"},"PeriodicalIF":0.0,"publicationDate":"2005-12-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"81897681","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 8
Emerging technologies flexible electronics 新兴技术柔性电子
IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest. Pub Date : 2005-12-05 DOI: 10.1109/IEDM.2005.1609372
V. Misra
{"title":"Emerging technologies flexible electronics","authors":"V. Misra","doi":"10.1109/IEDM.2005.1609372","DOIUrl":"https://doi.org/10.1109/IEDM.2005.1609372","url":null,"abstract":"","PeriodicalId":13071,"journal":{"name":"IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest.","volume":"10 1","pages":"437-437"},"PeriodicalIF":0.0,"publicationDate":"2005-12-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"81437668","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Process technology high-k ii: gate dielectrics 工艺技术高k:栅极电介质
IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest. Pub Date : 2005-12-05 DOI: 10.1109/IEDM.2005.1609365
H. Watanabe, G. Jin
{"title":"Process technology high-k ii: gate dielectrics","authors":"H. Watanabe, G. Jin","doi":"10.1109/IEDM.2005.1609365","DOIUrl":"https://doi.org/10.1109/IEDM.2005.1609365","url":null,"abstract":"","PeriodicalId":13071,"journal":{"name":"IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest.","volume":"28 1","pages":"412-412"},"PeriodicalIF":0.0,"publicationDate":"2005-12-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"81470701","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Stress memorization in high-performance FDSOI devices with ultra-thin silicon channels and 25nm gate lengths 具有超薄硅通道和25nm栅极长度的高性能FDSOI器件的应力记忆
IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest. Pub Date : 2005-12-05 DOI: 10.1109/IEDM.2005.1609392
D. V. Singh, J. Sleight, J. Hergenrother, Z. Ren, K. Jenkins, O. Dokumaci, L. Black, J.B. Chang, H. Nakayama, D. Chidambarrao, R. Venigalla, J. Pan, W. Natzle, B. Tessier, A. Nomura, J. Ott, M. Ieong, W. Haensch
{"title":"Stress memorization in high-performance FDSOI devices with ultra-thin silicon channels and 25nm gate lengths","authors":"D. V. Singh, J. Sleight, J. Hergenrother, Z. Ren, K. Jenkins, O. Dokumaci, L. Black, J.B. Chang, H. Nakayama, D. Chidambarrao, R. Venigalla, J. Pan, W. Natzle, B. Tessier, A. Nomura, J. Ott, M. Ieong, W. Haensch","doi":"10.1109/IEDM.2005.1609392","DOIUrl":"https://doi.org/10.1109/IEDM.2005.1609392","url":null,"abstract":"We report for the first time, the effect of stress memorization (SM), and the combined effects of SM and dual stress liner (DSL) on high performance fully-depleted ultra-thin channel devices with a raised source/drain architecture and channel thickness of 18nm. SM results in significant drive current and mobility enhancement, comparable to that obtained using the DSL approach. Stress transfer to the channel during SM likely occurs through the poly-gate, becoming more effective as the body is thinned. Combining SM and DSL results in a net gain that is substantially larger than that obtained using each technique separately","PeriodicalId":13071,"journal":{"name":"IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest.","volume":"132 1","pages":"505-508"},"PeriodicalIF":0.0,"publicationDate":"2005-12-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"80004308","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 15
CMOS and interconnect reliability bias-temperature instability and interface traps CMOS和互连可靠性偏置温度不稳定性和接口陷阱
IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest. Pub Date : 2005-12-05 DOI: 10.1109/IEDM.2005.1609443
B. Kaczer, Ming-Fu Li
{"title":"CMOS and interconnect reliability bias-temperature instability and interface traps","authors":"B. Kaczer, Ming-Fu Li","doi":"10.1109/IEDM.2005.1609443","DOIUrl":"https://doi.org/10.1109/IEDM.2005.1609443","url":null,"abstract":"This Session includes six papers describing recent advances in the understanding and characterization of Bias-Temperature Instability and Interface Traps. The first paper, by D. Varghese (IIT Bombay), shows the importance of time delay in NBTI measurements. The authors argue that short time and long time degradation are respectively dispersive and Arrhenius-like. The second paper, by A. T. Krishnan (Texas Instruments), discusses the material dependence of hydrogen diffusion and its impact on NBTI degradation. The effect of the measurement delay and the role of NBTI degradation at different frequencies are also studied.","PeriodicalId":13071,"journal":{"name":"IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest.","volume":"248 1","pages":"683-683"},"PeriodicalIF":0.0,"publicationDate":"2005-12-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"89173344","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
High speed toggle MRAM with mgO-based tunnel junctions 高速切换MRAM与基于mgo的隧道结
IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest. Pub Date : 2005-12-05 DOI: 10.1109/IEDM.2005.1609496
J. Slaughter, R. Dave, M. Durlam, G. Kerszykowski, Ken Smith, K. Nagel, B. Feil, J. Calder, M. Deherrera, B. Garni, S. Tehrani
{"title":"High speed toggle MRAM with mgO-based tunnel junctions","authors":"J. Slaughter, R. Dave, M. Durlam, G. Kerszykowski, Ken Smith, K. Nagel, B. Feil, J. Calder, M. Deherrera, B. Garni, S. Tehrani","doi":"10.1109/IEDM.2005.1609496","DOIUrl":"https://doi.org/10.1109/IEDM.2005.1609496","url":null,"abstract":"We report here the first integration of a new generation of high magnetoresistance-ratio (MR) magnetic tunnel junction (MTJ) material with a 90 nm CMOS front-end logic process. This new material, with MgO tunnel barriers, significantly increased the read signal over standard AlOx-based material. The 90 nm CMOS test vehicle has 8 kb arrays of 1T1MTJ memory cells with two orthogonal program lines oriented at 45deg from the bit easy axis for toggle switching. Read and toggle-write operations are demonstrated","PeriodicalId":13071,"journal":{"name":"IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest.","volume":"14 1","pages":"873-876"},"PeriodicalIF":0.0,"publicationDate":"2005-12-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"87705674","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 29
首页 上一页 下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信