2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)最新文献_第3页

Enabling dynamic and partial reconfiguration in Xilinx SDSoC 在Xilinx SDSoC中实现动态和局部重新配置

2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig) Pub Date : 2016-11-01 DOI: 10.1109/ReConFig.2016.7857168

Tobias Kalb, D. Göhringer

{"title":"Enabling dynamic and partial reconfiguration in Xilinx SDSoC","authors":"Tobias Kalb, D. Göhringer","doi":"10.1109/ReConFig.2016.7857168","DOIUrl":"https://doi.org/10.1109/ReConFig.2016.7857168","url":null,"abstract":"In the past years dynamic partial reconfiguration (DPR) has been established as a well-known technique for systems featuring a field programmable gate array (FPGA). Systems-on-Chip (SoC) with an ARM processor ease the utilization of DPR and motivate its implementation to make use of the obvious advantages, such as the reduction of area, power and the acceleration of reconfiguring the FPGA. Nonetheless, the development process for SoCs is still a complex and time consuming task, especially for those designs using DPR. Xilinx counters this complexity with the introduction of their new high-level tools, namely the SDx Development Environment. The SDSoC Development Environment accelerates the development of designs running on Zynq 7000 devices by only using C/C++ applications as input. Unfortunately, this high-level workflow does not incorporate DPR. This paper shows an approach on how to use DPR in Xilinx SDSoC. Thus an application specific design can benefit from both the high-level workflow and the advantages of DPR. We show that our approach to DPR in SDSoC accelerates the overall design time and creates a more efficient embedded application. In our use case the dynamic and partial reconfiguration of hardware accelerators takes 10 ms and the hardware-related section of our embedded application is accelerated by a factor of 14 due to DPR.","PeriodicalId":431909,"journal":{"name":"2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig)","volume":"295 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122836019","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 11

Data-rate-aware FPGA-based acceleration framework for streaming applications 数据速率感知的基于fpga的流媒体应用加速框架

2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig) Pub Date : 2016-11-01 DOI: 10.1109/ReConFig.2016.7857162

Siavash Rezaei, César-Alejandro Hernández-Calderón, S. Mirzamohammadi, E. Bozorgzadeh, A. Veidenbaum, A. Nicolau, M. Prather

引用次数: 8

An FPGA implementation of a long short-term memory neural network 长短期记忆神经网络的FPGA实现

2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig) Pub Date : 2016-11-01 DOI: 10.1109/ReConFig.2016.7857151

J. Ferreira, Jose Fonseca

引用次数: 47

FPGA architecture for feed-forward sequential memory network targeting long-term time-series forecasting 面向长期时间序列预测的前馈顺序存储网络的FPGA结构

2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig) Pub Date : 2016-11-01 DOI: 10.1109/ReConFig.2016.7857169

Kentaro Orimo, Kota Ando, Kodai Ueyoshi, M. Ikebe, T. Asai, M. Motomura

引用次数: 4

FPGA debugging by a device start and stop approach FPGA调试采用一种器件启动和停止的方法

2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig) Pub Date : 2016-11-01 DOI: 10.1109/ReConFig.2016.7857170

Habib ul Hasan Khan, D. Göhringer

引用次数: 12

Solving large systems of linear equations over GF(2) on FPGAs 在fpga上求解GF(2)上的大型线性方程组

2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig) Pub Date : 2016-11-01 DOI: 10.1109/ReConFig.2016.7857188

Wen Wang, Jakub Szefer, R. Niederhagen

引用次数: 14

An FPGA-optimized architecture of anti-aliasing based super resolution for real-time HDTV to 4K- and 8K-UHD conversions 基于抗混叠的fpga优化超分辨率架构，用于实时HDTV到4K和8K-UHD的转换

2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig) Pub Date : 2016-11-01 DOI: 10.1109/ReConFig.2016.7857153

Hotaka Kusano, M. Ikebe, T. Asai, M. Motomura

引用次数: 6

Design and implementation of a constant-time FPGA accelerator for fast elliptic curve cryptography 用于快速椭圆曲线密码的恒定时间FPGA加速器的设计与实现

2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig) Pub Date : 2016-11-01 DOI: 10.1109/ReConFig.2016.7857163

Atil U. Ay, Erdinç Öztürk, F. Rodríguez-Henríquez, E. Savaş

引用次数: 6

Efficient deep neural network acceleration through FPGA-based batch processing 通过基于fpga的批处理实现高效的深度神经网络加速

2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig) Pub Date : 2016-11-01 DOI: 10.1109/ReConFig.2016.7857167

Thorbjörn Posewsky, Daniel Ziener

引用次数: 7

1 Tb/s anti-replay protection with 20-port on-chip RAM memory in FPGAs 1 Tb/s防重放保护，20端口片上RAM存储器fpga

2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig) Pub Date : 2016-11-01 DOI: 10.1109/ReConFig.2016.7857190

B. Buhrow, William J. Goetzinger, B. Gilbert

引用次数: 1