5th International Conference on Design & Technology of Integrated Systems in Nanoscale Era最新文献_第5页

A new PSO-based approach to study the nanoscale DG MOSFETs 基于pso的纳米级DG mosfet研究新方法

5th International Conference on Design & Technology of Integrated Systems in Nanoscale Era Pub Date : 2010-03-23 DOI: 10.1109/DTIS.2010.5487571

T. Bendib, F. Djeffal, M. Abdi

引用次数: 0

Low power architecture of motion estimation and efficient intra prediction based on hardware design for H.264 基于H.264的低功耗运动估计和高效帧内预测的硬件设计

5th International Conference on Design & Technology of Integrated Systems in Nanoscale Era Pub Date : 2010-03-23 DOI: 10.1109/DTIS.2010.5487604

H. Chaouch, S. Dhahri, A. Zitouni, R. Tourki

{"title":"Low power architecture of motion estimation and efficient intra prediction based on hardware design for H.264","authors":"H. Chaouch, S. Dhahri, A. Zitouni, R. Tourki","doi":"10.1109/DTIS.2010.5487604","DOIUrl":"https://doi.org/10.1109/DTIS.2010.5487604","url":null,"abstract":"The coding gains of the H.264/AVC video encoder, come from the improvement of the prediction method for intra and inter prediction in goal to achieve best image quality. However, their enormous computation, high complexity and the dissipated power are the main penalties. The approach proposed in this paper invests and exploits the best hardware solution for intra and inter prediction. Intra prediction is based on nine luma modes by using a 4×4 block for predicted MB (macro-block). Inter prediction is based on a novel low power Hardware Adaptive Motion Estimator (HAME), which is essential for the portable systems that integrate the Full Search (FS), the Gradient Search (GS) and the Four Step Search (FSS) algorithms. Our aim is to achieve an acceptable image quality with the reduction of the computational cost by using hardware accelerator. All modules were designed by using Very High Speed Integrated Circuit (VHSIC) and operate with about 350 MHz clock frequency for inter and intra prediction. The Synopsys environments are used and are based on CMOS 45 nm ASIC technology.","PeriodicalId":423978,"journal":{"name":"5th International Conference on Design & Technology of Integrated Systems in Nanoscale Era","volume":"37 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2010-03-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"134434417","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 3

Non Volatile Memory signatures extraction for defects diagnosis purpose 用于缺陷诊断的非易失性存储器特征提取

5th International Conference on Design & Technology of Integrated Systems in Nanoscale Era Pub Date : 2010-03-23 DOI: 10.1109/DTIS.2010.5487556

H. Aziza, J. Plantier, J. Portal

引用次数: 0

A mixed style architecture for low power multipliers based on a bypass technique 一种基于旁路技术的低功率乘法器混合风格架构

5th International Conference on Design & Technology of Integrated Systems in Nanoscale Era Pub Date : 2010-03-23 DOI: 10.1109/DTIS.2010.5487585

G. Economakos, D. Bekiaris, K. Pekmestzi

引用次数: 6

Optically-Gated CNTFET compact model including source and drain Schottky barrier 光门控CNTFET紧凑模型，包括源和漏肖特基势垒

5th International Conference on Design & Technology of Integrated Systems in Nanoscale Era Pub Date : 2010-03-23 DOI: 10.1109/DTIS.2010.5487554

Si-Yu Liao, M. Najari, C. Maneux, S. Frégonèse, T. Zimmer, H. Mnif, N. Masmoudi

引用次数: 2

Performance of low-pass filter based on non-uniform capacitor sections 基于非均匀电容截面的低通滤波器性能

5th International Conference on Design & Technology of Integrated Systems in Nanoscale Era Pub Date : 2010-03-23 DOI: 10.1109/DTIS.2010.5487587

I. Oueriemi, F. Choubani, I. Huynen, J. Raskin

引用次数: 3

Neuro-inspired learning of low-level image processing tasks for implementation based on nano-devices 基于纳米器件实现的低级图像处理任务的神经启发学习

5th International Conference on Design & Technology of Integrated Systems in Nanoscale Era Pub Date : 2010-03-23 DOI: 10.1109/DTIS.2010.5487553

O. Brousse, M. Paindavoine, C. Gamrat

引用次数: 2

Modeling SW to HW task migration for MPSOC performance analysis 建模软件到硬件任务迁移的MPSOC性能分析

5th International Conference on Design & Technology of Integrated Systems in Nanoscale Era Pub Date : 2010-03-23 DOI: 10.1109/DTIS.2010.5487581

I. Bennour, D. Sebai, A. Jemai

引用次数: 5

Data acquisition test platform for non uniformly controlled ADC 非均匀控制ADC数据采集测试平台

5th International Conference on Design & Technology of Integrated Systems in Nanoscale Era Pub Date : 2010-03-23 DOI: 10.1109/DTIS.2010.5487563

A. Maalej, M. Ben-Romdhane, P. Desgreys, P. Loumeau, C. Rebai, A. Ghazel

引用次数: 5

A real-time FPGA-based implementation of target detection technique in non homogenous environment 基于fpga的非同质环境下目标检测技术的实时实现

5th International Conference on Design & Technology of Integrated Systems in Nanoscale Era Pub Date : 2010-03-23 DOI: 10.1109/DTIS.2010.5487550

R. Djemal

引用次数: 9