Twentieth Annual IEEE Semiconductor Thermal Measurement and Management Symposium (IEEE Cat. No.04CH37545)最新文献

筛选
英文 中文
Thermal characterization of flat silicon heat pipes 平板硅热管的热特性
A. Lai, C. Gillot, M. Ivanova, Y. Avenas, C. Louis, C. Schaeffer, E. Fournier
{"title":"Thermal characterization of flat silicon heat pipes","authors":"A. Lai, C. Gillot, M. Ivanova, Y. Avenas, C. Louis, C. Schaeffer, E. Fournier","doi":"10.1109/STHERM.2004.1291296","DOIUrl":"https://doi.org/10.1109/STHERM.2004.1291296","url":null,"abstract":"The miniaturization and improving performance of electronic devices lead to increasing power densities. Consequently, the thermal environment has become a main issue in their performance and reliability. The use of flat miniature heat pipes is investigated to conduct the heat over distances or to spread it over a larger surface area avoiding hot spots on the device The interest of silicon etching techniques for heat pipe manufacturing is that such heat pipes can be very compact, very light and have a better hydraulic behavior than metallic heat pipes. In this paper the structure of a flat silicon grooved heat pipe is presented. Then an experimental study investigates power limitations of a realized prototype. The capillary limit is in the range 20-30 W depending on the working temperature.","PeriodicalId":409730,"journal":{"name":"Twentieth Annual IEEE Semiconductor Thermal Measurement and Management Symposium (IEEE Cat. No.04CH37545)","volume":"32 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2004-03-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114165088","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 15
Thermal behavior of a soldered Cu-Si interface Cu-Si焊接界面的热行为
D. van Heerden, T. Rude, J. Newson, O. Knio, T. Weihs, D. Gailus
{"title":"Thermal behavior of a soldered Cu-Si interface","authors":"D. van Heerden, T. Rude, J. Newson, O. Knio, T. Weihs, D. Gailus","doi":"10.1109/STHERM.2004.1291300","DOIUrl":"https://doi.org/10.1109/STHERM.2004.1291300","url":null,"abstract":"The thermal behavior of a reactively soldered interface between a Cu heat sink and a Si die is analyzed experimentally. Two aspects are addressed, thermal fatigue of these joints, and the survival of the circuitry on the die during joining. In the reactive soldering process a multilayered reactive NanoFoil/spl trade/ acts as a heat source for melting the solder during joining. The foils consists of hundreds of alternating nanoscale layers of Ni and Al, and supports controlled self-propagating reactions that can be initiated in air and at room temperature. The nanostructured reactive multilayered foils (NanoFoils) are designed to minimize thermal exposure of the components as well as residual stress. To study thermal fatigue of reactively soldered Cu-Si joints three populations of samples are studied, one fabricated using conventional soldering techniques, and two reactively soldered populations fabricated using different solder thicknesses. Both the conventionally and reactively soldered samples consist of a stack composed of two Cu blocks with a Si die soldered between them. The difference between these two types of samples is that for the conventionally soldered joints the heat source used for melting the solder is an oven, while for the reactively soldered joints a nanostructured reactive multilayered foil is used. We show that neither the conventionally soldered samples nor the reactively soldered populations exhibit significant degradation of thermal performance after 1000 cycles between 25 /spl deg/C and 125 /spl deg/C. In addition we show that a commercially available bare-die chip package can be successfully reactively bonded with no degradation in the performance of the chip, but does offer significant reduction in die operating temperature during normal operation.","PeriodicalId":409730,"journal":{"name":"Twentieth Annual IEEE Semiconductor Thermal Measurement and Management Symposium (IEEE Cat. No.04CH37545)","volume":"196 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2004-03-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116677858","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 15
The effects of geometry and dielectric material on stripline and microstrip internal temperatures 几何形状和介电材料对带状线和微带内部温度的影响
R. Wilcoxon
{"title":"The effects of geometry and dielectric material on stripline and microstrip internal temperatures","authors":"R. Wilcoxon","doi":"10.1109/TCAPT.2005.859745","DOIUrl":"https://doi.org/10.1109/TCAPT.2005.859745","url":null,"abstract":"The geometry and loss characteristics of 50 /spl Omega/ striplines operating at a frequency of 1.09 GHz were determined using fundamental transmission line theory. These results were then combined with finite element based thermal modeling to estimate the temperature rise within a stripline. The finite element thermal predictions were validated with measurements on a circuit board used in an avionics power amplifier. The results of this analysis showed that higher dielectric materials have higher power loss compared to traditional lower dielectric materials. But, due to the higher thermal conductivity of these materials, they can be used to produce smaller striplines that have a similar internal temperature rise to standard materials. Thermal testing and analysis indicate that, while the approach was based on a stripline with characteristic impedance of 50 /spl Omega/ and a frequency of 1.09 GHz, the thermal analysis that was developed is applicable to both striplines and microstrips of any impedance or frequency.","PeriodicalId":409730,"journal":{"name":"Twentieth Annual IEEE Semiconductor Thermal Measurement and Management Symposium (IEEE Cat. No.04CH37545)","volume":"38 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2004-03-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"117343948","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 8
New technology for thermoelectric cooling 热电冷却新技术
J. Bass, D. Allen, S. Ghamaty, N. Elsner
{"title":"New technology for thermoelectric cooling","authors":"J. Bass, D. Allen, S. Ghamaty, N. Elsner","doi":"10.1109/STHERM.2004.1291295","DOIUrl":"https://doi.org/10.1109/STHERM.2004.1291295","url":null,"abstract":"Thermoelectric coolers in use today have a coefficient of performance (COP) of only about 0.5. This compares to COPS of larger scale machines, such as air conditioners and refrigerators at levels of 3.0 to 5.0. For electronic component cooling there is a new thermoelectric technology emerging for improved efficiency. This paper discusses this new technology which is multi-layer quantum well (MLQW) thermoelectrics, that should increase by four or five times the COP of present thermoelectric coolers used in electronic cooling applications. It also details and updates the experimental work in MLQW thermoelectric materials and will detail the supporting analysis of the predicted higher performance cooling. A specific example of an electronic cooling module configuration is presented.","PeriodicalId":409730,"journal":{"name":"Twentieth Annual IEEE Semiconductor Thermal Measurement and Management Symposium (IEEE Cat. No.04CH37545)","volume":"28 1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2004-03-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123908263","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 15
Comparative analysis of heat sink pressure drop using different methodologies 不同方法对散热器压降的比较分析
C. K. Loh, D. Chou
{"title":"Comparative analysis of heat sink pressure drop using different methodologies","authors":"C. K. Loh, D. Chou","doi":"10.1109/STHERM.2004.1291317","DOIUrl":"https://doi.org/10.1109/STHERM.2004.1291317","url":null,"abstract":"Pressure drop across heat sink is one of the key variables that govern the thermal performance of the heat sink in forced convection environment. There are several analytical methods to estimate the heat sink pressure drop, however correctly selecting one that can represent the reality over a range of airflow found in typical electronics cooling application is difficult. In this paper, we propose a modified analytical method to estimate the channel velocity and used it to calculate the total heat sink pressure drop through different theoretical pressure drop equations. The theoretical results produced from the theoretical equations were compared against results gathered from experimental study and numerical method.","PeriodicalId":409730,"journal":{"name":"Twentieth Annual IEEE Semiconductor Thermal Measurement and Management Symposium (IEEE Cat. No.04CH37545)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2004-03-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129349117","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 10
Camera for thermal imaging of semiconductor devices based on thermoreflectance 基于热反射的半导体器件热成像相机
J. Christofferson, A. Shakouri
{"title":"Camera for thermal imaging of semiconductor devices based on thermoreflectance","authors":"J. Christofferson, A. Shakouri","doi":"10.1109/STHERM.2004.1291306","DOIUrl":"https://doi.org/10.1109/STHERM.2004.1291306","url":null,"abstract":"A thermal imaging camera suitable for use on micron-sized active semiconductor devices has been developed. Based on a visible light thermoreflectance technique, this camera achieves 50mK temperature sensitivity and sub-micron spatial resolution when imaging the top metal contact layer. By using a photodiode array, sensitivity is improved over what is possible with a CCD (Charge Coupled Device) based system. Thermal imaging results of an ultra small 10 micron diameter SiGe micro-cooler is also presented.","PeriodicalId":409730,"journal":{"name":"Twentieth Annual IEEE Semiconductor Thermal Measurement and Management Symposium (IEEE Cat. No.04CH37545)","volume":"3 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2004-03-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125360509","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 5
Hierarchical thermal modeling for SOI technology SOI技术的分层热建模
K. Xiu, M. Ketchen
{"title":"Hierarchical thermal modeling for SOI technology","authors":"K. Xiu, M. Ketchen","doi":"10.1109/STHERM.2004.1291294","DOIUrl":"https://doi.org/10.1109/STHERM.2004.1291294","url":null,"abstract":"The thermal environment in VLSI circuits is characterized by the existence of both small and isolated heat sources near the channel region and a vast volume (e.g. substrate) serving as the heat conduction media. The presence of a buried oxide layer in Silicon on Insulator technology introduces an additional thermal barrier between the device and Si substrate. The modeling and simulation of such situations are usually handled with either element-based simulations (e.g. finite element methods, lumped element methods) or direct methods based on integral transform. In practice neither approach can maintain both accuracy and efficiency at the same time. We have developed a new methodology for the simulation of the thermal behavior of high-density integrated circuits at various levels of complexity. It treats the structured thermal conduction media hierarchically and thus is capable of relating thermal behaviors over a wide range of length scales. As a demonstration this methodology is applied to model heat conduction and self heating effects in SOI technology. Compared to the traditional element-based numerical method used to solve the Laplace equation, out method greatly reduces the number of nodes and the computing time while maintaining accuracy.","PeriodicalId":409730,"journal":{"name":"Twentieth Annual IEEE Semiconductor Thermal Measurement and Management Symposium (IEEE Cat. No.04CH37545)","volume":"14 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2004-03-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126919121","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Fan control for a ceiling mount flat TV monitor 风扇控制的天花板安装平板电视显示器
I. Luiten
{"title":"Fan control for a ceiling mount flat TV monitor","authors":"I. Luiten","doi":"10.1109/STHERM.2004.1291316","DOIUrl":"https://doi.org/10.1109/STHERM.2004.1291316","url":null,"abstract":"The thermal design of a fan control circuit for use in a ceiling mount Flat TV monitor is discussed. The objective of using the fan control is to lower the noise from the Flat TV monitor to a level that is suitable for living room use. Furthermore the circuit is used as a protective measure for over temperatures. From an analysis of the requirements it follows that the fan control circuit needs a certain amount of hysteresis to remain stable. Technical and end-customer requirements are translated into so-called robust design requirements for the fan control circuit. Robust requirements take the effect of component tolerances on the functioning of the circuit into account. The spread in several circuit designs is evaluated as a function of component tolerances, using \"Monte Carlo\" simulations. Finally, the best design is chosen and the circuit is tested in the climatic room. The final test shows that the design is successful: no oscillations occur.","PeriodicalId":409730,"journal":{"name":"Twentieth Annual IEEE Semiconductor Thermal Measurement and Management Symposium (IEEE Cat. No.04CH37545)","volume":"36 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2004-03-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114485994","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 6
A system level view of Avionics/Vetronics cooling options for harsh environment two-level maintenance systems 恶劣环境两级维护系统的航空电子/电子冷却选项的系统级视图
J. Robles, I. Straznicky
{"title":"A system level view of Avionics/Vetronics cooling options for harsh environment two-level maintenance systems","authors":"J. Robles, I. Straznicky","doi":"10.1109/STHERM.2004.1291330","DOIUrl":"https://doi.org/10.1109/STHERM.2004.1291330","url":null,"abstract":"Avionics/Vetronics design for advanced fighters, helicopters, and ground vehicles is driven by requirements to minimize total ownership cost; minimize weight and volume by achieving a high functional density; to perform reliably in the harsh environment of uninhabited equipment bays; to be compatible with two-level maintenance; and to facilitate insertion of new technology. This paper explores the effect of these requirements on the selection of a system level thermal management concept, as well as the strengths and weakness of several approaches. Tradeoffs between the use of COTS modules and custom module designs, by program specific military system contractors, are addressed in this context. It is concluded that industry changes currently underway, have the potential to make the use of COTS modules considerably more attractive.","PeriodicalId":409730,"journal":{"name":"Twentieth Annual IEEE Semiconductor Thermal Measurement and Management Symposium (IEEE Cat. No.04CH37545)","volume":"33 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2004-03-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"133807031","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
A procedure to correct the error in the structure function based thermal measuring methods 基于结构功能的热测量方法误差的修正程序
M. Rencz, A. Poppe, E. Kollár, S. Ress, V. Székely, B. Courtois
{"title":"A procedure to correct the error in the structure function based thermal measuring methods","authors":"M. Rencz, A. Poppe, E. Kollár, S. Ress, V. Székely, B. Courtois","doi":"10.1109/STHERM.2004.1291307","DOIUrl":"https://doi.org/10.1109/STHERM.2004.1291307","url":null,"abstract":"In this paper a methodology is presented to correct the systematic error of structure function based thermal material parameter measuring methods. This error stems from the fact that it is practically impossible to avoid parallel heat-flow paths in case of forced one-dimensional heat conduction. With the presented method we show how to subtract the effect of the parallel heat-flow paths from the measured structure function. With this correction methodology the systematic error of structure function based thermal material parameter measuring methods can be practically eliminated. Application examples demonstrate the accuracy increase obtained with the use of the method.","PeriodicalId":409730,"journal":{"name":"Twentieth Annual IEEE Semiconductor Thermal Measurement and Management Symposium (IEEE Cat. No.04CH37545)","volume":"17 ","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2004-03-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"120970313","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 21
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信