2010 International SoC Design Conference最新文献_第8页

Capacitive interpolated Flash ADC design technique 电容插值Flash ADC设计技术

2010 International SoC Design Conference Pub Date : 2010-11-01 DOI: 10.1109/SOCDC.2010.5682945

He Tang, H Zhao, Xin Wang, Lin Lin, Q. Fang, Jian Liu, Albert Z. H. Wang, S. Fan, B. Zhao, Zitao Shi, Yuhua Cheng

引用次数: 3

VLIW processor for H.264: Integer transform and Quantization 用于H.264的VLIW处理器:整数变换和量化

2010 International SoC Design Conference Pub Date : 2010-11-01 DOI: 10.1109/SOCDC.2010.5682944

Jinyong Lee, Seungjun Yang, Sanghyun Park, Ingoo Heo, Y. Paek

引用次数: 0

A VGA CMOS Image Sensor with 11-bit column parallel single-slope ADCs VGA CMOS图像传感器与11位列并行单斜率adc

2010 International SoC Design Conference Pub Date : 2010-11-01 DOI: 10.1109/SOCDC.2010.5682981

N. Cho, Bongsub Song, Kwangsoo Kim, J. Burm, Sang-Wook Han

引用次数: 4

Model-based SoC design using ESL environment 使用ESL环境进行基于模型的SoC设计

2010 International SoC Design Conference Pub Date : 2010-11-01 DOI: 10.1109/SOCDC.2010.5682968

Dai Araki, A. Nakamura, M. Miyama

引用次数: 10

A novel leakage power reduction technique for CMOS circuit design 一种用于CMOS电路设计的新型漏功率降低技术

2010 International SoC Design Conference Pub Date : 2010-11-01 DOI: 10.1109/SOCDC.2010.5682957

J. Chun, C. Y. Roger Chen

{"title":"A novel leakage power reduction technique for CMOS circuit design","authors":"J. Chun, C. Y. Roger Chen","doi":"10.1109/SOCDC.2010.5682957","DOIUrl":"https://doi.org/10.1109/SOCDC.2010.5682957","url":null,"abstract":"Power consumption is now a major technical problem facing the CMOS circuits in deep submicron process. As process moves to finer technologies, leakage power significantly increases very rapidly due to the high transistor density, reduced voltage and oxide thickness. We first experimentally investigate existing low-power techniques and point out problems with them. We then propose a family of circuit types for low-power design centered around inserting controlling transistors between pull-up and pull down circuits as well as between pull-up circuits/pull down circuits and power/ground. We investigate the characteristics of proposed gate types in terms of ability to reduce power consumption and their associated delay overhead. In addition, several variations of drain gating are discussed. In the end, an overall procedure for low-power circuit design is proposed by intelligently mixing various proposed circuit types for gates in the circuits based upon gate criticality analysis. Extensive SPICE simulation results were reported using 45nm, 32nm and 22nm process technologies. Significant power reduction is achieved with zero or little increase in the critical path delay of the overall circuits.","PeriodicalId":380183,"journal":{"name":"2010 International SoC Design Conference","volume":"152 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2010-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116728048","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 49

Adaptive bilateral filtering for noise removal in depth upsampling 深度上采样的自适应双边滤波去噪

2010 International SoC Design Conference Pub Date : 2010-11-01 DOI: 10.1109/SOCDC.2010.5682980

Donghoon Yeo, Ehsan ul haq, Jongdae Kim, Mirza Waqar Baig, Hyunchu Shin

引用次数: 21

MPW implementation of integer-pixel motion estimation circuit for 1080HD video encoder MPW实现的整像素运动估计电路，用于1080HD视频编码器

2010 International SoC Design Conference Pub Date : 2010-11-01 DOI: 10.1109/SOCDC.2010.5682878

Gyung-Sil Park, Kyeongsoon Cho

引用次数: 0

Algorithms for rare event analysis in nano-CMOS circuits using statistical blockade 基于统计阻塞的纳米cmos电路稀有事件分析算法

2010 International SoC Design Conference Pub Date : 2010-11-01 DOI: 10.1109/SOCDC.2010.5682948

Luo Sun, J. Mathew, D. Pradhan, S. Mohanty

引用次数: 5

Towards practical high-level synthesis from large behavioral descriptions 从大的行为描述走向实用的高级综合

2010 International SoC Design Conference Pub Date : 2010-11-01 DOI: 10.1109/SOCDC.2010.5682969

Yuko Hara-Azumi, Toshinobu Matsuba, H. Tomiyama, S. Honda, H. Takada, N. Dutt

引用次数: 8

Nerual signal recorder with tunable gain amplifier using low transconductance OTA 神经信号记录器与可调增益放大器使用低跨导OTA

2010 International SoC Design Conference Pub Date : 2010-11-01 DOI: 10.1109/SOCDC.2010.5682978

DaeHoon Na, Tae Wook Kim

引用次数: 0