Yuko Hara-Azumi, Toshinobu Matsuba, H. Tomiyama, S. Honda, H. Takada, N. Dutt
{"title":"从大的行为描述走向实用的高级综合","authors":"Yuko Hara-Azumi, Toshinobu Matsuba, H. Tomiyama, S. Honda, H. Takada, N. Dutt","doi":"10.1109/SOCDC.2010.5682969","DOIUrl":null,"url":null,"abstract":"This paper presents two sets of our recent works towards practical high-level synthesis from large behavioral descriptions: one optimally partitions input behavioral descriptions considering the controller's complexity of synthesized circuits, and the other enhances clock frequency of the circuits by aggressively removing MUXs inserted before registers. These works can further advance the high-level synthesis technology.","PeriodicalId":380183,"journal":{"name":"2010 International SoC Design Conference","volume":"10 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":"{\"title\":\"Towards practical high-level synthesis from large behavioral descriptions\",\"authors\":\"Yuko Hara-Azumi, Toshinobu Matsuba, H. Tomiyama, S. Honda, H. Takada, N. Dutt\",\"doi\":\"10.1109/SOCDC.2010.5682969\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents two sets of our recent works towards practical high-level synthesis from large behavioral descriptions: one optimally partitions input behavioral descriptions considering the controller's complexity of synthesized circuits, and the other enhances clock frequency of the circuits by aggressively removing MUXs inserted before registers. These works can further advance the high-level synthesis technology.\",\"PeriodicalId\":380183,\"journal\":{\"name\":\"2010 International SoC Design Conference\",\"volume\":\"10 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2010-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"8\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2010 International SoC Design Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SOCDC.2010.5682969\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 International SoC Design Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOCDC.2010.5682969","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Towards practical high-level synthesis from large behavioral descriptions
This paper presents two sets of our recent works towards practical high-level synthesis from large behavioral descriptions: one optimally partitions input behavioral descriptions considering the controller's complexity of synthesized circuits, and the other enhances clock frequency of the circuits by aggressively removing MUXs inserted before registers. These works can further advance the high-level synthesis technology.