2006 IEEE International Conference on Field Programmable Technology最新文献_第4页

Decoy circuits for FPGA design protection 用于FPGA保护的诱饵电路设计

2006 IEEE International Conference on Field Programmable Technology Pub Date : 2006-12-01 DOI: 10.1109/FPT.2006.270351

Bradley D. Christiansen, Yong C. Kim, R. Bennington, Christopher J. Ristich

引用次数: 5

Fuzzy modular multiplication architecture and low complexity IPR-protection for FPGA technology FPGA技术的模糊模块化乘法结构和低复杂度知识产权保护

2006 IEEE International Conference on Field Programmable Technology Pub Date : 2006-12-01 DOI: 10.1109/FPT.2006.270339

A. Hanoun, W. Adi, F. Mayer-Lindenberg, B. Soudan

引用次数: 4

Summarizing a time-sensitive control-flow checking monitoring for multitask systems-on-chip 总结了多任务片上系统的时间敏感控制流检查监控

2006 IEEE International Conference on Field Programmable Technology Pub Date : 2006-12-01 DOI: 10.1109/FPT.2006.270320

F. Vargas, L. Picolli, Antonio A. de Alecrim, M. Moraes, Marcio Gama

引用次数: 6

Power estimation of a LUT-based MPGA 基于lut的MPGA功率估计

2006 IEEE International Conference on Field Programmable Technology Pub Date : 2006-12-01 DOI: 10.1109/FPT.2006.270336

Francisco-Javier Veredas, H. Pfleiderer

{"title":"Power estimation of a LUT-based MPGA","authors":"Francisco-Javier Veredas, H. Pfleiderer","doi":"10.1109/FPT.2006.270336","DOIUrl":"https://doi.org/10.1109/FPT.2006.270336","url":null,"abstract":"Power consumption is a limiting factor to FPGA viablility in applications such as portable devices. LUT-based mask-programmable gate-arrays (LUT-based MPGAs) are alternatives to reach the fast turnaround times of an FPGA with low design cost and low power consumption. A LUT-based MPGA preserves the same logic-structure of a LUT-based FPGA. Unlike FPGAs, the programmable configuration and interconnect is mask-programmable. This paper describes a methodology to estimate power consumption in a LUT-based MPGA. The proposed methodology uses a gate-power estimation tool. The dynamic and static powers of the basic-gates are modeled in a library. The interconnect is easily modeled because the programmable metal-masks are predefined. A comparison with a transistor-level simulation shows an average difference of 20% with the final power result. The experiments show that the major contributor of the power consumption in the MPGA is the clock network. Power results on MPGAs and FPGAs are compared. The dynamic power consumption in the logic is reduced by 73%. The major power reduction is observed in the interconnects. Static power consumption in the LUT-based MPGA is insignificant compared its dynamic power consumption","PeriodicalId":354940,"journal":{"name":"2006 IEEE International Conference on Field Programmable Technology","volume":"48 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127422636","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 3

Comparing floating-point and logarithmic number representations for reconfigurable acceleration 可重构加速的浮点数和对数表示比较

2006 IEEE International Conference on Field Programmable Technology Pub Date : 2006-12-01 DOI: 10.1109/FPT.2006.270342

H. Fu, O. Mencer, W. Luk

引用次数: 11

Performance evaluations of ReconfigME ReconfigME的性能评估

2006 IEEE International Conference on Field Programmable Technology Pub Date : 2006-12-01 DOI: 10.1109/FPT.2006.270335

G. Wigley, D. Kearney

引用次数: 1

Robust and real-time automatic target recognition using partial hausdorff distance measure on reconfigurable hardware 基于可重构硬件的部分豪斯多夫距离测量鲁棒实时自动目标识别

2006 IEEE International Conference on Field Programmable Technology Pub Date : 2006-12-01 DOI: 10.1109/FPT.2006.270387

Jinbo Xu, Y. Dou

{"title":"Robust and real-time automatic target recognition using partial hausdorff distance measure on reconfigurable hardware","authors":"Jinbo Xu, Y. Dou","doi":"10.1109/FPT.2006.270387","DOIUrl":"https://doi.org/10.1109/FPT.2006.270387","url":null,"abstract":"This paper presents a high performance FPGA-based automatic target recognition system, which matches TV templates with an image efficiently. Theoretically, image matching algorithms based on partial Hausdorff distance (HD) are more tolerant of perturbations in the locations of pixel points than other algorithms, but they are too computationally expensive to be used in embedded systems. In order to solve this problem, we present a robust and real-time implementation of the image matching algorithm based on partial HD, taking advantage of the hardware resources offered by the FPGA chips. A parallel target recognition algorithm under constraints of limited embedded memory and limited memory bandwidth is proposed first. And then the system is organized as a coarse-grained pipeline containing three stages. Each stage is implemented in highly parallel fashion. The implementation of distance transform and template matching are described in detail. Experimental results show that our work outperforms related proposals. A speedup of almost 50 is achieved while compared with the software solution in PC (Pentium 4 2.8 GHz)","PeriodicalId":354940,"journal":{"name":"2006 IEEE International Conference on Field Programmable Technology","volume":"33 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122759026","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 3

Memory support design for LU decomposition on the starbridge hyper-computer 星桥超级计算机上LU分解的内存支持设计

2006 IEEE International Conference on Field Programmable Technology Pub Date : 2006-12-01 DOI: 10.1109/FPT.2006.270307

Seth Young, A. Sudarsanam, A. Dasu, T. Hauser

引用次数: 5

Seed-based genomic sequence comparison using a FPGA/FLASH accelerator 基于种子的基因组序列比较，使用FPGA/FLASH加速器

2006 IEEE International Conference on Field Programmable Technology Pub Date : 2006-12-01 DOI: 10.1109/FPT.2006.270389

D. Lavenier, Xinchun Liu, Gilles Georges

引用次数: 37

An FPGA implementation of the simplex algorithm 单纯形算法的FPGA实现

2006 IEEE International Conference on Field Programmable Technology Pub Date : 2006-12-01 DOI: 10.1109/FPT.2006.270294

Samuel Bayliss, C. Bouganis, G. Constantinides, W. Luk

引用次数: 32