2006 IEEE International Conference on Field Programmable Technology最新文献_第5页

An FPGA based generic prototyping platform employed in a CMOS laser Doppler blood flow camera 基于FPGA的CMOS激光多普勒血流相机通用原型平台

2006 IEEE International Conference on Field Programmable Technology Pub Date : 2006-12-01 DOI: 10.1109/FPT.2006.270328

Yiqun Zhu, B. Hayes-Gill, S. Morgan, Nguyen C. Hoang

引用次数: 6

Regular expression matching for reconfigurable packet inspection 可重构报文检测的正则表达式匹配

2006 IEEE International Conference on Field Programmable Technology Pub Date : 2006-12-01 DOI: 10.1109/FPT.2006.270302

João Bispo, I. Sourdis, João MP Cardoso, S. Vassiliadis

{"title":"Regular expression matching for reconfigurable packet inspection","authors":"João Bispo, I. Sourdis, João MP Cardoso, S. Vassiliadis","doi":"10.1109/FPT.2006.270302","DOIUrl":"https://doi.org/10.1109/FPT.2006.270302","url":null,"abstract":"Recent intrusion detection systems (IDS) use regular expressions instead of static patterns as a more efficient way to represent hazardous packet payload contents. This paper focuses on regular expressions pattern matching engines implemented in reconfigurable hardware. A nondeterministic finite automata (NFA) based implementation was presented, which takes advantage of new basic building blocks to support more complex regular expressions than the previous approaches. The methodology is supported by a tool that automatically generates the circuitry for the given regular expressions, outputting VHDL representations ready for logic synthesis. Furthermore, techniques to reduce the area cost of our designs and maximize performance when targeting FPGAs were included. Experimental results show that our tool is able to generate a regular expression engine to match more than 500 IDS regular expressions (from the Snort ruleset) using only 25K logic cells and achieving 2 Gbps throughput on a Virtex2 and 2.9 on a Virtex4 device. Concerning the throughput per area required per matching non-meta character, our design is 3.4 and 10 times more efficient than previous ASIC and FPGA approaches, respectively","PeriodicalId":354940,"journal":{"name":"2006 IEEE International Conference on Field Programmable Technology","volume":"4 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126621039","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 114

Minimizing peak power for application chains on architectures with partial dynamic reconfiguration 基于部分动态重构的体系结构上应用链的峰值功率最小化

2006 IEEE International Conference on Field Programmable Technology Pub Date : 2006-12-01 DOI: 10.1109/FPT.2006.270326

Sudarshan Banerjee, E. Bozorgzadeh, Juanjo Noguera, N. Dutt

引用次数: 1

FPGA core watermarking based on power signature analysis 基于功率特征分析的FPGA核心水印

2006 IEEE International Conference on Field Programmable Technology Pub Date : 2006-12-01 DOI: 10.1109/FPT.2006.270313

Daniel Ziener, J. Teich

引用次数: 29

Automated design space exploration of FPGA-based FFT architectures based on area and power estimation 基于面积和功率估计的基于fpga的FFT架构的自动设计空间探索

2006 IEEE International Conference on Field Programmable Technology Pub Date : 2006-12-01 DOI: 10.1109/FPT.2006.270303

M. A. S. Marcos, M. Garrido, M. López-Vallejo, C. López-Barrio

引用次数: 8

A leakage aware design methodology for power-gated programmable architectures 电源门控可编程架构的泄漏感知设计方法

2006 IEEE International Conference on Field Programmable Technology Pub Date : 2006-12-01 DOI: 10.1109/FPT.2006.270333

N. Subramanian, Rajarshee P. Bharadwaj, D. Bhatia

引用次数: 1

Optimizing the critical loop in the H.264/AVC CABAC decoder 优化H.264/AVC CABAC解码器中的关键环路

2006 IEEE International Conference on Field Programmable Technology Pub Date : 2006-12-01 DOI: 10.1109/FPT.2006.270301

H. Eeckhaut, M. Christiaens, D. Stroobandt, V. Nollet

引用次数: 34

Invited Keynote 2: Applications of programmable logic in modern particle physics experiments 特邀主题演讲2:可编程逻辑在现代粒子物理实验中的应用

2006 IEEE International Conference on Field Programmable Technology Pub Date : 2006-12-01 DOI: 10.1109/FPT.2006.270376

G. Hall

{"title":"Invited Keynote 2: Applications of programmable logic in modern particle physics experiments","authors":"G. Hall","doi":"10.1109/FPT.2006.270376","DOIUrl":"https://doi.org/10.1109/FPT.2006.270376","url":null,"abstract":"The newest generation of particle physics experiments is in the final stages of construction in CERN, Geneva in preparation for data taking at a new accelerator, the Large Hadron Collider (LHC), which will be the world’s highest energy machine. These experiments are immensely challenging to build for several reasons and rely heavily on their electronic systems, which are as advanced as the rapid pace of technology evolution will permit. Most of each experiment will be subjected to intense radiation fluxes from the unprecedented rate of interactions between the beams of colliding protons, and to study the new physics which is expected to be discovered, rare events need to be captured for complete analysis in an unbiased way. However, most of the data registered by the detectors must be discarded, simply because the volume and rates are so high that the computer systems cannot record to permanent storage sufficiently fast. The ability to do select extremely rare events will be crucial to the success of the LHC physics programme. Recent developments of FPGA devices have been exploited to maximise the flexibility and power of the data analysis systems which are being implemented. The motivation for the experiments and a brief summary of the most important detector systems of one of them, CMS the Compact Muon Solenoid experiment will be presented, with more detailed explanations of some of the electronic systems and where, why and how programmable logic is so important to them.","PeriodicalId":354940,"journal":{"name":"2006 IEEE International Conference on Field Programmable Technology","volume":"2014 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127574168","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 0

Invited Keynote 1: Closing the gap between FPGAs and ASICs 特邀主题演讲1:缩小fpga和asic之间的差距

2006 IEEE International Conference on Field Programmable Technology Pub Date : 2006-12-01 DOI: 10.1109/FPT.2006.270375

Jonathan Rose

引用次数: 1

Generating hardware from OpenMP programs 从OpenMP程序生成硬件

2006 IEEE International Conference on Field Programmable Technology Pub Date : 2006-12-01 DOI: 10.1109/FPT.2006.270297

Y. Y. Leow, C. Ng, W. Wong

引用次数: 56