2006 IEEE International Conference on Field Programmable Technology最新文献_第6页

Communications infrastructure generation for modular FPGA reconfiguration 为模块化 FPGA 重新配置生成通信基础设施

2006 IEEE International Conference on Field Programmable Technology Pub Date : 2006-12-01 DOI: 10.1109/FPT.2006.270338

S. Koh, O. Diessel

引用次数: 10

Sigma-delta based clock recovery using on-chip PLL in FPGA 在FPGA中使用片上锁相环实现基于Sigma-delta的时钟恢复

2006 IEEE International Conference on Field Programmable Technology Pub Date : 2006-12-01 DOI: 10.1109/FPT.2006.270304

N. Ge, Yuyu Liu, Huazhong Yang, Hui Wang

引用次数: 0

A hardware cache memcpy accelerator 硬件缓存内存加速器

2006 IEEE International Conference on Field Programmable Technology Pub Date : 2006-12-01 DOI: 10.1109/FPT.2006.270305

Stephan Wong, F. Duarte, S. Vassiliadis

引用次数: 15

FPGA accelerated tate pairing based cryptosystems over binary fields 基于二进制域的FPGA加速状态配对密码系统

2006 IEEE International Conference on Field Programmable Technology Pub Date : 2006-12-01 DOI: 10.1109/FPT.2006.270309

Chang Shu, Soonhak Kwon, K. Gaj

{"title":"FPGA accelerated tate pairing based cryptosystems over binary fields","authors":"Chang Shu, Soonhak Kwon, K. Gaj","doi":"10.1109/FPT.2006.270309","DOIUrl":"https://doi.org/10.1109/FPT.2006.270309","url":null,"abstract":"Tate pairing based cryptosystems have recently emerged as an alternative to traditional public key cryptosystems because of their ability to be used in multi-party identity-based key management schemes. Due to the inherent parallelism of the existing pairing algorithms, high performance can be achieved via hardware realizations. Three schemes for Tate pairing computations have been proposed in the literature: cubic elliptic, binary elliptic, and binary hyperelliptic. For our implementation we have chosen the binary elliptic case because of the simple underlying algorithms and efficient binary arithmetic. In this paper, we propose a new FPGA-based architecture of the Tate pairing-based computation over the binary fields F2239 and F 2283. Even though our field sizes are larger than in the architectures based on cubic elliptic curves or binary hyperelliptic curves with the same security strength, nevertheless fewer multiplications in the underlying field need to performed. As a result, the computational latency for a pairing computation has been reduced, and our implementation runs 10-to-20 times faster than the equivalent implementations of other pairing-based schemes at the same level of security strength. At the same time, an improvement in the product of latency by area by a factor between 12 and 46 for an equivalent type of implementation has been achieved","PeriodicalId":354940,"journal":{"name":"2006 IEEE International Conference on Field Programmable Technology","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"133925490","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 49

On-line scheduling of real-time tasks for reconfigurable computing system 可重构计算系统实时任务的在线调度

2006 IEEE International Conference on Field Programmable Technology Pub Date : 2006-12-01 DOI: 10.1109/FPT.2006.270295

Xuegong Zhou, Ying Wang, XunZhang Huang, Chenglian Peng

引用次数: 38

Activity-based power estimation and characterization of DSP and multiplier blocks in FPGAs 基于活动的DSP和fpga乘法器模块的功率估计与表征

2006 IEEE International Conference on Field Programmable Technology Pub Date : 2006-12-01 DOI: 10.1109/FPT.2006.270321

Nathalie Chan King Choy, S. Wilton

引用次数: 24

The cost of data dependence in motion vector estimation for reconfigurable platforms 可重构平台运动矢量估计中数据依赖的代价

2006 IEEE International Conference on Field Programmable Technology Pub Date : 2006-12-01 DOI: 10.1109/FPT.2006.270341

Su-Shin Ang, G. Constantinides, W. Luk, P. Cheung

引用次数: 5

Within-die delay variability in 90nm FPGAs and beyond 90nm及以上fpga的晶片内延迟可变性

2006 IEEE International Conference on Field Programmable Technology Pub Date : 2006-12-01 DOI: 10.1109/FPT.2006.270300

P. Sedcole, P. Cheung

引用次数: 148

Efficient management of custom instructions for run-time reconfigurable instruction set processors 有效地管理运行时可重构指令集处理器的自定义指令

2006 IEEE International Conference on Field Programmable Technology Pub Date : 2006-12-01 DOI: 10.1109/FPT.2006.270323

S. Lam, Bharathi N. Krishnan, T. Srikanthan

引用次数: 8

A comparison of 2-D discrete wavelet transform computation schedules on FPGAs fpga上二维离散小波变换计算程序的比较

2006 IEEE International Conference on Field Programmable Technology Pub Date : 2006-12-01 DOI: 10.1109/FPT.2006.270310

Maria E. Angelopoulou, K. Masselos, P. Cheung, Y. Andreopoulos

引用次数: 17