发布求助
文献互助 智能选刊 最新文献

AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)最新文献

筛选
英文 中文
Optimum windows of DRAM input impedance (Lin,Cin,Rin) on data bus for 800 MHz signaling 800兆赫信号传输时数据总线上DRAM输入阻抗(Lin,Cin,Rin)的最佳窗口
AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360) Pub Date : 1999-08-23 DOI: 10.1109/APASIC.1999.824122
Ki-Whan Song, K. Kyung, Changhyun Kim
{"title":"Optimum windows of DRAM input impedance (Lin,Cin,Rin) on data bus for 800 MHz signaling","authors":"Ki-Whan Song, K. Kyung, Changhyun Kim","doi":"10.1109/APASIC.1999.824122","DOIUrl":"https://doi.org/10.1109/APASIC.1999.824122","url":null,"abstract":"This paper describes a methodology to analyze a long periodic channel. The work was performed for the RAMBUS system. The analysis is focused on DRAM loading effects on electrical signal integrity. We suggest some proper windows of DRAM input impedance for 800 MHz signaling. Without additional constraints to /spl Delta/Lin (pin-to-pin Lin differences), the skew amounts to 45 ps, which can be lowered to 22 ps by the control of /spl Delta/Lin within 1.5 nH.","PeriodicalId":346808,"journal":{"name":"AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)","volume":"353 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1999-08-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125637793","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
A delay locked loop circuit with mixed-mode tuning 一种带混合模式调谐的延时锁环电路
AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360) Pub Date : 1999-08-23 DOI: 10.1109/APASIC.1999.824100
Yeo-San Song, Jin-Ku Kang
{"title":"A delay locked loop circuit with mixed-mode tuning","authors":"Yeo-San Song, Jin-Ku Kang","doi":"10.1109/APASIC.1999.824100","DOIUrl":"https://doi.org/10.1109/APASIC.1999.824100","url":null,"abstract":"This paper shows a DLL (delay locked loop) which has a mixed-mode tuning capability. The proposed architecture is based on a dual loop which is controlled by peripheral circuits such as FSM (finite state machine) and two phase detectors whose roles are coarse error detection and fine error detection respectively. The main DLL is composed of eight differential delay buffers and generates eight clocks evenly spaced by 45/spl deg/. The second loop is to produce the retimed clock through coarse timing and fine timing using digital and analog phase control. The circuit has the unlimited phase control range due to the dial loop structure. The circuit operates at 500 MHz under 3.3 V supply according to SPICE simulation on the extracted layout. The circuit will be fabricated in 0.6-/spl mu/m CMOS.","PeriodicalId":346808,"journal":{"name":"AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)","volume":"7 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1999-08-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129013178","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
A digital signal processor for low power 一种低功耗数字信号处理器
AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360) Pub Date : 1999-08-23 DOI: 10.1109/APASIC.1999.824025
H. Jang, S. Kim, Young-hoon Chang
{"title":"A digital signal processor for low power","authors":"H. Jang, S. Kim, Young-hoon Chang","doi":"10.1109/APASIC.1999.824025","DOIUrl":"https://doi.org/10.1109/APASIC.1999.824025","url":null,"abstract":"Low power in digital signal processor design has been a critical design constraint since portable battery operated devices prevailed. Most of the power dissipation of a processor is in the clock network and the on-chip memory. By optimizing the critical path of the processor we could reduce the power of clock network. We propose an energy-efficient instruction set architecture to reduce the power consumption of the program memory access. We applied it to a digital hearing aid, and reduced the program memory size by approximately 75%.","PeriodicalId":346808,"journal":{"name":"AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)","volume":"32 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1999-08-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"133798405","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 6
RAPTOR: a single chip multiprocessor RAPTOR:单芯片多处理器
AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360) Pub Date : 1999-08-23 DOI: 10.1109/APASIC.1999.824067
Sang-Won Lee, Y. Song, Soo-Won Kim, H. Oh, Woo-Jang Hahn
{"title":"RAPTOR: a single chip multiprocessor","authors":"Sang-Won Lee, Y. Song, Soo-Won Kim, H. Oh, Woo-Jang Hahn","doi":"10.1109/APASIC.1999.824067","DOIUrl":"https://doi.org/10.1109/APASIC.1999.824067","url":null,"abstract":"A microarchitecture of a processor named RAPTOR is described. RAPTOR is a single chip multiprocessor developed for exploiting thread-level parallelism. RAPTOR includes four identical processors, a graphics coprocessor, and an external cache controller. Each processor has a 16 KB primary cache and implements SPARC version 9 instruction set architecture. The external cache controller provides direct connection to a large external second level cache. RAPTOR is designed as a building block of multiprocessor systems such as symmetric multiprocessor machines.","PeriodicalId":346808,"journal":{"name":"AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)","volume":"50 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1999-08-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115650558","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 12
A nightmare for CDMA RF receiver: the cross modulation CDMA射频接收机的噩梦:交叉调制
AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360) Pub Date : 1999-08-23 DOI: 10.1109/APASIC.1999.824118
B. Ko, Dong-Bin Cheon, Seong-Wook Kim, Jin-Su Ko, Jeong-Keun Kim, Byeong-ha Park
{"title":"A nightmare for CDMA RF receiver: the cross modulation","authors":"B. Ko, Dong-Bin Cheon, Seong-Wook Kim, Jin-Su Ko, Jeong-Keun Kim, Byeong-ha Park","doi":"10.1109/APASIC.1999.824118","DOIUrl":"https://doi.org/10.1109/APASIC.1999.824118","url":null,"abstract":"This paper presents a quantitative analysis on the cross modulation between transmitter CDMA leakage signal and single tone jammer signal, and some design guidelines for overcoming it in receiver design. The analysis shows that duplexer isolation and LNA IIP3 are responsible for the cross modulation. It also shows that LNA IIP3 required for meeting J-STD-018 PCS specification is about 4-5 dBm with duplexer isolation of 50 dB.","PeriodicalId":346808,"journal":{"name":"AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)","volume":"31 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1999-08-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127692806","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 24
High efficient 3-input XOR for low-voltage low-power high-speed applications 高效的3输入异或，适用于低压低功耗高速应用
AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360) Pub Date : 1999-08-23 DOI: 10.1109/APASIC.1999.824054
Kuo-Hsing Cheng, Ven-Chieh Hsieh
{"title":"High efficient 3-input XOR for low-voltage low-power high-speed applications","authors":"Kuo-Hsing Cheng, Ven-Chieh Hsieh","doi":"10.1109/APASIC.1999.824054","DOIUrl":"https://doi.org/10.1109/APASIC.1999.824054","url":null,"abstract":"A new 3-input XOR gate based upon the pass transistor design methodology for low-voltage, low-voltage high-speed applications is proposed. Five existing circuits are compared with the new proposed gate. It is shown that the proposed new circuit has at least 50% improvement in power-delay product than that of the CPL structure and the CMOS structure. Moreover, the proposed new circuit can also be operated as low as 1 V. Thus, the proposed new circuit is suitable for low-power, low-voltage and high-speed applications.","PeriodicalId":346808,"journal":{"name":"AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)","volume":"37 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1999-08-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129028432","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
A multimedia DSP chip for portable applications 一种便携式多媒体DSP芯片
AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360) Pub Date : 1999-08-23 DOI: 10.1109/APASIC.1999.824049
Hyunjune Yoo, Ecksang Ko, S. Ong, M. Sunwoo
{"title":"A multimedia DSP chip for portable applications","authors":"Hyunjune Yoo, Ecksang Ko, S. Ong, M. Sunwoo","doi":"10.1109/APASIC.1999.824049","DOIUrl":"https://doi.org/10.1109/APASIC.1999.824049","url":null,"abstract":"This paper presents a fixed-point multimedia DSP (MDSP) chip and instruction set for portable multimedia and its chip implementation. MDSP employs parallel processing techniques, such as SIMD, vector processing, and DSP schemes. MDSP can handle 8-, 16-, 32- or 40-bit data and can perform four MAC operations in parallel. In addition, MDSP can complete various vector operations in a cycle. With these features, MDSP can handle both 2D video signal processing and 1D signal processing. The second version of the MDSP chip with 73,095 gates, has been fabricated and is running at 30 MHz.","PeriodicalId":346808,"journal":{"name":"AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)","volume":"92 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1999-08-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127555727","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Architectural design and implementation of full ATM layer functions for the cost effective access network 架构设计和实现了全ATM层的功能，实现了高性价比的接入网
AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360) Pub Date : 1999-08-23 DOI: 10.1109/APASIC.1999.824023
S. Lee, Chan Kim, Jae-Guen Kim
{"title":"Architectural design and implementation of full ATM layer functions for the cost effective access network","authors":"S. Lee, Chan Kim, Jae-Guen Kim","doi":"10.1109/APASIC.1999.824023","DOIUrl":"https://doi.org/10.1109/APASIC.1999.824023","url":null,"abstract":"As the various types of application services are increased in the ATM (asynchronous transfer mode) network, it becomes a very important requirement for ATM network equipment to provide for higher transfer rate and to detect the network failure or the service degradation. In order to meet these requirements we developed a monolithic single chip device which can handle VPI/VCI address translation, routing, UPC (usage parameter control), QOS (quality of service) buffering, ABR (available bit rate) processing and OAM (operation and management) processing for 65,536 VCs (virtual circuits) in real time. This paper describes architectural design and implementation of a 622 Mbps ATM layer ASIC (application specific integrated circuit). This ASIC is applicable to develop the network equipment in B-ISDN. This supports both NNI (network-network interface) and UNI (user-network interface).","PeriodicalId":346808,"journal":{"name":"AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1999-08-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128674875","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
A 12 bit current-mode folding/interpolation CMOS A/D converter with 2 step architecture 一个12位电流模式折叠/插值CMOS A/D转换器，具有2步结构
AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360) Pub Date : 1999-08-23 DOI: 10.1109/APASIC.1999.824056
Hyung Hoon Kim, K. Yoon
{"title":"A 12 bit current-mode folding/interpolation CMOS A/D converter with 2 step architecture","authors":"Hyung Hoon Kim, K. Yoon","doi":"10.1109/APASIC.1999.824056","DOIUrl":"https://doi.org/10.1109/APASIC.1999.824056","url":null,"abstract":"An 12 bit 20 MS/s current-mode folding and interpolation analog to digital converter (ADC) with multiplied folding amplifiers is proposed in this paper. A current-mode multiplied folding amplifier is employed not only to reduce the number of reference current sources, but also to decrease the power dissipation within the ADC. The proposed ADC is implemented by a 0.65 /spl mu/m n-well CMOS single poly/double metal process. The simulation result shows a differential nonlinearity (DNL) of /spl plusmn/0.5 LSB, an integral nonlinearity (INL) of /spl plusmn/1.0 LSB, the power dissipation of 280 mW with a power supply of 5 V.","PeriodicalId":346808,"journal":{"name":"AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)","volume":"6 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1999-08-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116875945","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
An on-chip automatic tuning circuit with VCO for multi-bit A/D-D/A calibration 一个带压控振荡器的片上自动调谐电路，用于多位A/D-D/A校准
AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360) Pub Date : 1999-08-23 DOI: 10.1109/APASIC.1999.824087
Sung-Dae Lee, Sang-Kyu Kim, W. Lee
{"title":"An on-chip automatic tuning circuit with VCO for multi-bit A/D-D/A calibration","authors":"Sung-Dae Lee, Sang-Kyu Kim, W. Lee","doi":"10.1109/APASIC.1999.824087","DOIUrl":"https://doi.org/10.1109/APASIC.1999.824087","url":null,"abstract":"In this paper we introduce an on-chip automatic tuning circuit using a proposed voltage-controlled oscillator. The prepared on-chip automatic tuning circuit is designed in a 0.65 /spl mu/m 3.3 V CMOS process for tuning of the passive component variation. This tuning circuit could reduce the large differences between code values and real output values, however, the dual slope tuning circuit cannot reduce them. Also it also does not generate signal modulation because the tuning codes are fixed in the normal operation The proposed on-chip automatic tuning circuit could increase the accuracy of the passive component and reduce the complexity of the tuning circuit. Since the proposed on-chip automatic tuning circuit operates at several hundreds MHz speed, it can be applied to real time operation especially a calibration circuit for a high speed A/D converter. It may be able to compensate for the variation of passive components within a maximum range of /spl plusmn/1.0% at /spl plusmn/56% RC time constant variation of the detecting integrator.","PeriodicalId":346808,"journal":{"name":"AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)","volume":"10 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1999-08-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125520157","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
首页 上一页 下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信