AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)最新文献_第10页

A VLSI implementation of MPEG-2 AAC decoder system MPEG-2 AAC解码器系统的VLSI实现

AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360) Pub Date : 1999-08-23 DOI: 10.1109/APASIC.1999.824047

Keun-Sup Lee, N. Jeong, K. Bang, D. Youn

引用次数: 5

A 1.5 V 10-bit 25 MSPS pipelined A/D converter 一个1.5 V 10位25 MSPS流水线A/D转换器

AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360) Pub Date : 1999-08-23 DOI: 10.1109/APASIC.1999.824055

Hee-Cheol Choi, Hojin Park, Sungbo Hwang, Shin-Kyu Bae, Jae-Whui Kim, P. Chung

引用次数: 4

A process and temperature compensated ring oscillator 一个过程和温度补偿环形振荡器

AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360) Pub Date : 1999-08-23 DOI: 10.1109/APASIC.1999.824084

Y. Shyu, Jiin-Chuan Wu

引用次数: 40

Analog integrated circuit design for the wireless bio-signal transmission system 无线生物信号传输系统的模拟集成电路设计

AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360) Pub Date : 1999-08-23 DOI: 10.1109/APASIC.1999.824099

Chih-Jen Yen, Wen-Yaw Chung, Kang-Ping Lin, Cheng-Lun Tsai, Shing-Hao Lee, Te-Shin Chen

引用次数: 10

A VLSI design of hierarchical search motion estimation processor chip 一种层次搜索运动估计处理器芯片的VLSI设计

AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360) Pub Date : 1999-08-23 DOI: 10.1109/APASIC.1999.824075

Young San Seo, Jae-Hee You

引用次数: 5

Digitally programmable DC-DC voltage down converter 数字可编程DC-DC下压转换器

AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360) Pub Date : 1900-01-01 DOI: 10.1109/APASIC.1999.824109

M. Lin, H. Lin, C. Chen, S. Jou

引用次数: 0

Cost/performance trade-off in floating-point unit design for 3D geometry processor 三维几何处理器浮点单元设计中的成本/性能权衡

AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360) Pub Date : 1900-01-01 DOI: 10.1109/APASIC.1999.824039

C. Jeong, W. Park, Tack-Don Dan, Shin-Dug Kim

{"title":"Cost/performance trade-off in floating-point unit design for 3D geometry processor","authors":"C. Jeong, W. Park, Tack-Don Dan, Shin-Dug Kim","doi":"10.1109/APASIC.1999.824039","DOIUrl":"https://doi.org/10.1109/APASIC.1999.824039","url":null,"abstract":"Geometry processing in three dimensional (3D) graphics application is characterized by a large amount of inherent parallelism and floating-point instructions. This processing is accelerated with multiple geometry processors that have fast floating-point unit (FPU). There are many design alternatives in the geometry processor design that are suitable for multiple configurations. With these alternatives, designers have to consider design cost and complexity. In this paper design considerations and trade-off factors are evaluated with floating-point arithmetic unit organization and implementation. First, geometry-processing steps are described and consideration factors are summarized to find design considerations of FPU for geometry processing Then, based on these design considerations, implementation trade-off factors are evaluated. In addition, floating-point division algorithms and their implementation are evaluated in the point of trade-off. Among the design alternatives for floating-point arithmetic units, the best organization with minimal investment is separate adder/multiplier and radix-16 SRT divider. And split register file permits area saving and instruction issue rate increase. In the processing of whole geometry pipeline stages, 45.5% of execution time improvement is achieved with this configuration. It is a cost-effective design. In addition, execution time and throughput trade-off must be considered for high-end 3D graphics system design.","PeriodicalId":346808,"journal":{"name":"AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)","volume":"32 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115858017","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 9

A 30-V row/column driver for PSCT LCD using high-voltage BiMOS process 采用高压BiMOS工艺的30 v PSCT LCD行/列驱动器

AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360) Pub Date : 1900-01-01 DOI: 10.1109/APASIC.1999.824112

Jing-Jou Tang, Bin-Da Liu, Jeng Ron Wu

引用次数: 1

A memory access system for merged memory with logic LSIs 一种用于具有逻辑lsi的合并存储器的存储器访问系统

AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360) Pub Date : 1900-01-01 DOI: 10.1109/APASIC.1999.824114

Young-Sik Kim, T. Han, Shin-Dug Kim

引用次数: 2

A lossless index coding algorithm and VLSI design for vector quantization 一种矢量量化的无损索引编码算法及VLSI设计

AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360) Pub Date : 1900-01-01 DOI: 10.1109/APASIC.1999.824062

M. Sheu, Sh-Chi Tsai, Ming-Der Shieh

引用次数: 12