An on-chip automatic tuning circuit with VCO for multi-bit A/D-D/A calibration

Sung-Dae Lee, Sang-Kyu Kim, W. Lee
{"title":"An on-chip automatic tuning circuit with VCO for multi-bit A/D-D/A calibration","authors":"Sung-Dae Lee, Sang-Kyu Kim, W. Lee","doi":"10.1109/APASIC.1999.824087","DOIUrl":null,"url":null,"abstract":"In this paper we introduce an on-chip automatic tuning circuit using a proposed voltage-controlled oscillator. The prepared on-chip automatic tuning circuit is designed in a 0.65 /spl mu/m 3.3 V CMOS process for tuning of the passive component variation. This tuning circuit could reduce the large differences between code values and real output values, however, the dual slope tuning circuit cannot reduce them. Also it also does not generate signal modulation because the tuning codes are fixed in the normal operation The proposed on-chip automatic tuning circuit could increase the accuracy of the passive component and reduce the complexity of the tuning circuit. Since the proposed on-chip automatic tuning circuit operates at several hundreds MHz speed, it can be applied to real time operation especially a calibration circuit for a high speed A/D converter. It may be able to compensate for the variation of passive components within a maximum range of /spl plusmn/1.0% at /spl plusmn/56% RC time constant variation of the detecting integrator.","PeriodicalId":346808,"journal":{"name":"AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)","volume":"10 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1999-08-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APASIC.1999.824087","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

In this paper we introduce an on-chip automatic tuning circuit using a proposed voltage-controlled oscillator. The prepared on-chip automatic tuning circuit is designed in a 0.65 /spl mu/m 3.3 V CMOS process for tuning of the passive component variation. This tuning circuit could reduce the large differences between code values and real output values, however, the dual slope tuning circuit cannot reduce them. Also it also does not generate signal modulation because the tuning codes are fixed in the normal operation The proposed on-chip automatic tuning circuit could increase the accuracy of the passive component and reduce the complexity of the tuning circuit. Since the proposed on-chip automatic tuning circuit operates at several hundreds MHz speed, it can be applied to real time operation especially a calibration circuit for a high speed A/D converter. It may be able to compensate for the variation of passive components within a maximum range of /spl plusmn/1.0% at /spl plusmn/56% RC time constant variation of the detecting integrator.
一个带压控振荡器的片上自动调谐电路,用于多位A/D-D/A校准
本文介绍了一种基于压控振荡器的片上自动调谐电路。所制备的片上自动调谐电路在0.65 /spl mu/m 3.3 V CMOS工艺下设计,用于无源元件变化的调谐。该调谐电路可以减小编码值与实际输出值之间的较大差异,而双斜率调谐电路不能减小编码值与实际输出值之间的较大差异。由于正常工作时调谐码是固定的,因此不会产生信号调制。本文提出的片上自动调谐电路可以提高无源器件的精度,降低调谐电路的复杂性。由于所提出的片上自动调谐电路的工作速度可达数百MHz,因此可以应用于实时操作,特别是高速a /D转换器的校准电路。在检测积分器的/spl plusmn/56% RC时间常数变化时,可以在/spl plusmn/1.0%的最大范围内补偿无源分量的变化。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信