发布求助
文献互助 智能选刊 最新文献

APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems最新文献

筛选
英文 中文
Multi-access memory architecture for image applications with multiple interested regions 具有多个感兴趣区域的图像应用的多访问存储器体系结构
APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems Pub Date : 2008-11-01 DOI: 10.1109/APCCAS.2008.4746335
Jinbo Xu, Y. Dou, Jie Zhou
{"title":"Multi-access memory architecture for image applications with multiple interested regions","authors":"Jinbo Xu, Y. Dou, Jie Zhou","doi":"10.1109/APCCAS.2008.4746335","DOIUrl":"https://doi.org/10.1109/APCCAS.2008.4746335","url":null,"abstract":"We propose an efficient multi-access memory architecture for image applications with multiple interested regions. Conflict-free parallel access of randomly aligned rectangular blocks of data in the interested regions is achieved. Only interested regions in the image are transmitted from main memory to a secondary multi-module memory structure proposed in our work, and overlapped data between different regions are reused without retransfer. The addressing of data is not based on traditional predetermined addressing function, but based on a proposed table structure which maps virtual addresses to physical addresses of secondary memory modules. Synthesis results of our design on FPGA indicate that transfer speedups from 5.5 up to 32.9 in our experiments are achieved when compared with the scheme that accesses main memory directly.","PeriodicalId":344917,"journal":{"name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129171072","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Fast locking and high accurate current matching phase-locked loop 快速锁定和高精度电流匹配锁相环
APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems Pub Date : 2008-11-01 DOI: 10.1109/APCCAS.2008.4746225
Silin Liu, Yin Shi
{"title":"Fast locking and high accurate current matching phase-locked loop","authors":"Silin Liu, Yin Shi","doi":"10.1109/APCCAS.2008.4746225","DOIUrl":"https://doi.org/10.1109/APCCAS.2008.4746225","url":null,"abstract":"In this paper, a charge-pump based phase-locked loop (CPLL) that can achieve fast locking and tiny deviation is proposed and analyzed. A lock-aid circuit is added to achieve fast locking of the CPLL. Besides, a novel differential charge pump which has good current matching characteristics and a PFD with delay cell has been used in this PLL. The proposed PLL circuit is designed based on the 0.35 um 2P4M CMOS process with 3.3 V/5 V supply voltage. HSPICE simulation shows that the lock time of the proposed CPLL can be reduced by over 72% in comparison to the conventional PLL and its charge pump sink and source current mismatch is only 0.008%.","PeriodicalId":344917,"journal":{"name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130584819","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 8
A 1V CMOS active pixel sensor with enhanced dynamic range 具有增强动态范围的1V CMOS有源像素传感器
APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems Pub Date : 2008-11-01 DOI: 10.1109/APCCAS.2008.4746047
R. Weng, C.L. Yen, Chun-Yu Liu
{"title":"A 1V CMOS active pixel sensor with enhanced dynamic range","authors":"R. Weng, C.L. Yen, Chun-Yu Liu","doi":"10.1109/APCCAS.2008.4746047","DOIUrl":"https://doi.org/10.1109/APCCAS.2008.4746047","url":null,"abstract":"A low voltage wide dynamic range CMOS active pixel sensor (APS) using 0.18 mum standard CMOS process is presented. The dynamic range of the proposed APS is 42 dB and it is twelve times more than a conventional CMOS APS architecture. The power consumption of the APS is 86 nW at 1 V supply. The fill factor is about 40% with 11 mum times 11 mum pixel size.","PeriodicalId":344917,"journal":{"name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","volume":"34 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123378261","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Li-ion battery management chip for multi-cell battery pack 用于多芯电池组的锂离子电池管理芯片
APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems Pub Date : 2008-11-01 DOI: 10.1109/APCCAS.2008.4746078
Yidie Ye, Chen Chen, Jin Jin, Lenian He
{"title":"Li-ion battery management chip for multi-cell battery pack","authors":"Yidie Ye, Chen Chen, Jin Jin, Lenian He","doi":"10.1109/APCCAS.2008.4746078","DOIUrl":"https://doi.org/10.1109/APCCAS.2008.4746078","url":null,"abstract":"This paper introduces a method of realizing a monolithic battery management chip for a lithium ion battery pack of multi-cell in series. High precision subtractor amplifiers were employed to extract the voltage information of each battery. With the utilization of the subtractor amplifiers, the whole system was allowed to be implemented in a normal, nonexpensive standard CMOS process with 5 V supply voltage, instead of a costly high-voltage process. A testing chip was implemented by using CSMCpsilas 0.5 mum 5 V N-well CMOS process. The chip was designed for double-cell battery pack and compatible with single-cell application. The testing results showed this chip functioned well in both applications of double-cell and single-cell, and revealed that the present design method would be suitable for the multi-cell battery packs.","PeriodicalId":344917,"journal":{"name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","volume":"14 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114082260","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
A 1V low noise amplifier for WiMAX / UWB applications 用于WiMAX / UWB应用的1V低噪声放大器
APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems Pub Date : 2008-11-01 DOI: 10.1109/APCCAS.2008.4745983
Hsiu-Chun Lai, Zhi-Ming Lin
{"title":"A 1V low noise amplifier for WiMAX / UWB applications","authors":"Hsiu-Chun Lai, Zhi-Ming Lin","doi":"10.1109/APCCAS.2008.4745983","DOIUrl":"https://doi.org/10.1109/APCCAS.2008.4745983","url":null,"abstract":"A fully integrated dual-band LNA that can cover 2-11 GHz and 3.1-10.6 GHz for WiMAX and UWB receiver is proposed based on a current-reused technique with a simple high-pass input matching network and a resonator. Simulated results show that the proposed LNA has 11.5 to 12.2 dB power gain and 2.47 to 3.97 dB noise figure (NF), while consuming only 7.52 mW dc power with 1 V supply voltage.","PeriodicalId":344917,"journal":{"name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","volume":"90 10 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116302608","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
Analysis of coupled inductors for low-ripple fast-response buck converter 低纹波快速响应降压变换器的耦合电感分析
APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems Pub Date : 2008-11-01 DOI: 10.1109/APCCAS.2008.4746406
Santhos A. Wibowo, Zhang Ting, M. Kono, Tetsuya Taura, Y. Kobori, Haruo Kobayashi
{"title":"Analysis of coupled inductors for low-ripple fast-response buck converter","authors":"Santhos A. Wibowo, Zhang Ting, M. Kono, Tetsuya Taura, Y. Kobori, Haruo Kobayashi","doi":"10.1109/APCCAS.2008.4746406","DOIUrl":"https://doi.org/10.1109/APCCAS.2008.4746406","url":null,"abstract":"This paper presents an analysis of characteristics of multiphase buck converters with coupled inductors. We derive equivalent inductances that provide both low per-phase steady-state ripple current and fast transient response. The characteristics of coupled-inductor circuits - low per-phase ripple current and fast response - were examined and verified by circuit simulation and experiments.","PeriodicalId":344917,"journal":{"name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","volume":"71 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121462981","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 29
Integrated controller for a 100 MHz DC-DC switching converter 集成控制器为一个100兆赫的DC-DC开关转换器
APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems Pub Date : 2008-11-01 DOI: 10.1109/APCCAS.2008.4746407
Yang Lu, S. Suresh, D. Czarkowski
{"title":"Integrated controller for a 100 MHz DC-DC switching converter","authors":"Yang Lu, S. Suresh, D. Czarkowski","doi":"10.1109/APCCAS.2008.4746407","DOIUrl":"https://doi.org/10.1109/APCCAS.2008.4746407","url":null,"abstract":"A 100 MHz DC-DC switching converter with one-cycle control is proposed for radio frequency power amplifier. All blocks of one-cycle controller are built up on AMI 0.5 mum technology. The power supply has a tracking bandwidth of 5 MHz and an estimated efficiency of 80%. The converter performance is verified by means of simulations.","PeriodicalId":344917,"journal":{"name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","volume":"31 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121467995","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
CEERP: Cost-based Energy-Efficient Routing Protocol in wireless sensor networks 基于成本的无线传感器网络节能路由协议
APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems Pub Date : 2008-11-01 DOI: 10.1109/APCCAS.2008.4746202
Dongsheng Yuan, Xingcheng Liu, Xiaoyu Zhang, Haengrae Cho
{"title":"CEERP: Cost-based Energy-Efficient Routing Protocol in wireless sensor networks","authors":"Dongsheng Yuan, Xingcheng Liu, Xiaoyu Zhang, Haengrae Cho","doi":"10.1109/APCCAS.2008.4746202","DOIUrl":"https://doi.org/10.1109/APCCAS.2008.4746202","url":null,"abstract":"Routing protocol is a key technical issue in wireless sensor networks (WSN), and the appropriate routing scheme can make the energy-constraint sensor node consume as less energy as possible to prolong the network lifetime. The suitable sensor circuits and systems are beneficial to nodes energy savings. In this paper, we propose a protocol called CEERP (Cost-based Energy-Efficient Routing Protocol). Each node finds the appropriate transmission path through calculating and comparing the values of the related cost-functions. Experimental results show that the proposed CEERP outperforms existing methods to maximize network lifetime with less latency.","PeriodicalId":344917,"journal":{"name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","volume":"56 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124503793","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
A new family of robust sequential partial update least mean M-estimate adaptive filtering algorithms 一种新的鲁棒序列部分更新最小均值m估计自适应滤波算法
APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems Pub Date : 2008-11-01 DOI: 10.1109/APCCAS.2008.4745992
Yi Zhou, S. Chan, K. Ho
{"title":"A new family of robust sequential partial update least mean M-estimate adaptive filtering algorithms","authors":"Yi Zhou, S. Chan, K. Ho","doi":"10.1109/APCCAS.2008.4745992","DOIUrl":"https://doi.org/10.1109/APCCAS.2008.4745992","url":null,"abstract":"The sequential-LMS (S-LMS) family of algorithms are designed for partial update adaptive filtering. Like the LMS algorithm, their performance will be severely degraded by impulsive noises. In this paper, we derive the nonlinear least mean M-estimate (LMM) versions of the S-LMS family from robust M-estimation. The resultant algorithms, named the S-LMM family, have the improved performance in impulsive noise environment. Using the Pricepsilas theorem and its extension, the mean and mean square convergence behaviors of the S-LMS and S-LMM families of algorithms are derived both for Gaussian and contaminated Gaussian (CG) additive noises.","PeriodicalId":344917,"journal":{"name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","volume":"61 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126301937","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Process simulation of Trench Gate and Plate and Trench Drain SOI NLIGBT with TCAD tools 利用TCAD工具对沟槽闸板和沟槽排水系统进行过程仿真
APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems Pub Date : 2008-11-01 DOI: 10.1109/APCCAS.2008.4746201
Haipeng Zhang, Lingling Sun, Lifei Jiang, Lijian Ma, Mi Lin
{"title":"Process simulation of Trench Gate and Plate and Trench Drain SOI NLIGBT with TCAD tools","authors":"Haipeng Zhang, Lingling Sun, Lifei Jiang, Lijian Ma, Mi Lin","doi":"10.1109/APCCAS.2008.4746201","DOIUrl":"https://doi.org/10.1109/APCCAS.2008.4746201","url":null,"abstract":"In this paper process simulation of a novel structural Silicon On Insulator (SOI) LIGBT cell with Trench Gate and Field Plate and Trench Drain (TGFPTD) was done in a sequence of advanced SOI CMOS processes with Silvaco TCAD. The simulated results indicate that the proposed TGFPTD SOI LIGBT cell is feasible to be fabricated in advanced SOI CMOS technologies and the vertical channel length of the vertical gate nMOSFET could be reduced to about 170 nm.","PeriodicalId":344917,"journal":{"name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","volume":"55 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126367539","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
首页 上一页 下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信