Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design最新文献_第5页

An effective current source cell model for VDSM delay calculation 一种有效的VDSM延迟计算的电流源单元模型

Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design Pub Date : 2001-03-26 DOI: 10.1109/ISQED.2001.915246

A. Korshak, Jyh-Chwen Lee

引用次数: 21

Defect-oriented fault simulation and test generation in digital circuits 数字电路中面向缺陷的故障仿真与测试生成

Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design Pub Date : 2001-03-26 DOI: 10.1109/ISQED.2001.915257

W. Kuzmicz, W. Pleskacz, J. Raik, R. Ubar

{"title":"Defect-oriented fault simulation and test generation in digital circuits","authors":"W. Kuzmicz, W. Pleskacz, J. Raik, R. Ubar","doi":"10.1109/ISQED.2001.915257","DOIUrl":"https://doi.org/10.1109/ISQED.2001.915257","url":null,"abstract":"A generalized approach is presented to fault simulation and test generation based on a uniform functional fault model for different system representation levels. The fault model allows one to represent the defects in components and defects in the communication network of components by the same technique. Physical defects are modeled as parameters in generalized differential equations. Solutions of these equations give the conditions at which defects are locally activated. The defect activation conditions are used as functional fault models for higher level fault simulation purposes. In such a way, the functional fault model can be regarded as an interface for mapping faults from one system level to another, helping to carry out hierarchical fault simulation and test generation in digital systems. A methodology is proposed which allows one to find the types of faults that may occur in a real circuit, to determine their probabilities, and to find the input test patterns that detect these faults. Experimental data of the hierarchical defect-oriented simulation for ISCAS'85 benchmarks are presented, which show that classical stuck-at fault based simulation and the test coverage calculation based on counting defects without considering defect probabilities may lead to a considerable overestimation of the result.","PeriodicalId":110117,"journal":{"name":"Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design","volume":"12 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2001-03-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127073209","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 22

Foundry's perspective of system integration: quality design and time-to-volume 代工的系统集成观点:质量设计和量产时间

Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design Pub Date : 2001-03-26 DOI: 10.1109/ISQED.2001.915214

Sheldon Wu, F. Wang, Lie-Szu Juang

引用次数: 2

Computational cost reduction in extracting inductance 电感提取的计算成本降低

Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design Pub Date : 2001-03-26 DOI: 10.1109/ISQED.2001.915224

Y. Nakashima, M. Ikeda, K. Asada

引用次数: 1

Noise in radio frequency circuits: analysis and design implications 射频电路中的噪声:分析和设计意义

Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design Pub Date : 2001-03-26 DOI: 10.1109/ISQED.2001.915273

A. Mehrotra

引用次数: 6

Constructive floorplanning with a yield objective 以产量为目标进行建设性的楼层规划

Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design Pub Date : 2001-03-26 DOI: 10.1109/ISQED.2001.915240

R. Prasad, I. Koren

引用次数: 1

Analysis and design of ESD protection circuits for high-frequency/RF applications 高频/射频应用ESD保护电路的分析与设计

Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design Pub Date : 2001-03-26 DOI: 10.1109/ISQED.2001.915215

C. Ito, K. Banerjee, R. Dutton

引用次数: 12

New efficient and accurate moment matching based model for crosstalk estimation in coupled RC trees 基于矩匹配的耦合RC树串扰估计新模型

Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design Pub Date : 2001-03-26 DOI: 10.1109/ISQED.2001.915220

Qingjian Yu, E. Kuh

引用次数: 6

ATPG for path delay faults without path enumeration 无路径枚举的路径延迟故障的ATPG

Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design Pub Date : 2001-03-26 DOI: 10.1109/ISQED.2001.915260

M. Michael, S. Tragoudas

引用次数: 23

Refinements of Rent's rule allowing accurate interconnect complexity modeling Rent规则的改进允许精确的互连复杂性建模

Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design Pub Date : 2001-03-26 DOI: 10.1109/ISQED.2001.915235

P. Verplaetse

引用次数: 0