Microprocessors and Microsystems最新文献

{"title":"Parametrized low-complexity hardware architecture of an H.264-based video encoder for FPGAs","authors":"Azam Tayyebi ,&nbsp;Darrin Hanna ,&nbsp;Bryant Jones","doi":"10.1016/j.micpro.2024.105017","DOIUrl":"10.1016/j.micpro.2024.105017","url":null,"abstract":"<div><p><span><span>This paper presents a scalable, efficient, and real-time intra H.264 video encoder architecture designed for </span>FPGAs. The system achieves up to 2.3 Gbit/s throughput using parallel and pipelined architecture described in VHDL. The architecture prioritizes hardware efficiency, with all modules optimized for minimal resource usage. It proposes a parametrized encoding system and a flexible design with varying size and power requirements. As a baseline, the encoder utilizes 18K </span>logic gates<span> with no compression while the experimental compression ratios up to 2.7 require around 51.5K logic gates. The encoder operates efficiently at frequencies between 115 and 183 MHz. This study is important as it offers a high-speed, hardware-optimized video encoding on FPGA devices. It satisfies the demands of multi-channel encoding applications. Current encoders consume significant hardware resources, constraining the possibility of deploying multiple encoders on a single FPGA device for simultaneous encoding of multiple video channels.</span></p></div>","PeriodicalId":49815,"journal":{"name":"Microprocessors and Microsystems","volume":"105 ","pages":"Article 105017"},"PeriodicalIF":2.6,"publicationDate":"2024-01-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"139462779","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

{"title":"FPGA-based remote target classification in hyperspectral imaging using multi-graph neural network","authors":"C Chellaswamy,&nbsp;M Muthu Manjula,&nbsp;B Ramasubramanian,&nbsp;A Sriram","doi":"10.1016/j.micpro.2024.105008","DOIUrl":"10.1016/j.micpro.2024.105008","url":null,"abstract":"<div><p>Hyperspectral imagery (HSI) is widely used in remote sensing for target classification; however, its accurate classification remains challenging due to the scarcity of labeled data. Graph Neural Networks (GNNs) have emerged as a popular method for semi-supervised classification, attracting significant interest in the context of HSI analysis. Nevertheless, conventional GNN-based approaches often rely on a single graph filter to extract HSI characteristics, failing to fully exploit the potential benefits of different graph filters. Additionally, oversmoothing issues plague classical GNNs, further affecting classification performance. To address these drawbacks, we propose a novel approach called Spectral and Autoregressive Moving Average Graph Filter for the Multi-Graph Neural Network (SAM-GNN). This approach leverages two distinct graph filters: one specialized in extracting the spectral characteristics of nodes and the other effectively suppressing graph distortion. Through extensive evaluations, we compare the performance of SAM-GNN with other state-of-the-art methods, employing metrics such as overall accuracy (OA), individual class accuracy (IA), and Kappa coefficient (KC). The results shows that the SAM-GNN provides an improvement in KC, IA, and OA of 6.71%, 5.7%, and 3.93% for the Pavia University dataset and 4.67%, 3.67%, and 3.49% for the Cuprite dataset respectively. Furthermore, we implement SAM-GNN on the Virtex-7 field-programmable gate array (FPGA), demonstrating that the method achieves highly accurate target localization results, bringing us closer to real-world applications in HSI classification.</p></div>","PeriodicalId":49815,"journal":{"name":"Microprocessors and Microsystems","volume":"105 ","pages":"Article 105008"},"PeriodicalIF":2.6,"publicationDate":"2024-01-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"139462263","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

{"title":"FPGA-friendly compact and efficient AES-like 8 × 8 S-box","authors":"Ahmet Malal ,&nbsp;Cihangir Tezcan","doi":"10.1016/j.micpro.2024.105007","DOIUrl":"10.1016/j.micpro.2024.105007","url":null,"abstract":"<div><p><span>One of the main layers in the Advanced Encryption Standard (AES) is the substitution layer, where an 8 × 8 S-Box is used 16 times. The substitution layer provides confusion and makes the algorithm resistant to </span>cryptanalysis<span> techniques. Therefore, the security of the algorithm is also highly dependent on this layer. However, the cost of implementing 8 × 8 S-Box on FPGA platforms is considerably higher than other layers of the algorithm. Since S-Boxes are repeatedly used in the algorithm, the cost of the algorithm highly comes from the substitution layer. In 2005, Canright used different extension fields to represent AES S-Box to get FPGA-friendly compact designs. The best optimization proposed by Canright reduced the gate-area of the AES S-Box implementation by 20%.</span></p><p><span>In this study, we use the same optimization methods that Canright used to optimize AES S-Box on hardware platforms. Our purpose is not to optimize AES S-Box; we aim to create another 8 × 8 S-Box which is strong and compact enough for FPGA platforms. We create an 8 × 8 S-Box using the inverse field operation as in the case of AES S-Box. We use another irreducible polynomial to represent the finite field and get an FPGA-friendly compact and efficient 8 × 8 S-Box. The finite field we propose provides the same level of security against cryptanalysis techniques with a 3.125% less gate-area on Virtex-7 and Artix-7 FPGAs compared to Canright’s results. Moreover, our proposed S-Box requires 11.76% less gate on Virtex-4 FPGAs. These gate-area improvements are beneficial for resource-constraint </span>IoT<span> devices and allow more copies of the S-Box for algorithm parallelism. Therefore, we claim that our proposed S-Box is more compact and efficient than AES S-Box. Cryptographers who need an 8 × 8 S-Box can use our proposed S-Box in their designs instead of AES S-Box with the same level of security but better efficiency.</span></p></div>","PeriodicalId":49815,"journal":{"name":"Microprocessors and Microsystems","volume":"105 ","pages":"Article 105007"},"PeriodicalIF":2.6,"publicationDate":"2024-01-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"139457675","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

{"title":"Model-based, fully simulated, system-level power consumption estimation of IoT devices","authors":"Özen Özkaya ,&nbsp;Berna Örs","doi":"10.1016/j.micpro.2024.105009","DOIUrl":"10.1016/j.micpro.2024.105009","url":null,"abstract":"<div><p>Internet of things<span><span> (IoT) gaining more importance due to its crucial role in pervasive computing<span> and also Industry 4.0. Since the number of IoT devices is scaling up to multiple dozens of billions, the importance of energy efficiency is significantly increased. With the consideration of huge variety of IoT device hardware and software, a comprehensive model and estimation methodology on energy consumption is necessary as an enabler. IoT devices are also frequently updated, upgraded and maintained because of the evolving nature of the requirements and market demands. Each and every such operation has an effect on the </span></span>power consumption<span><span> and arose the necessity for a new energy consumption modeling and estimation. This process is applicable for development of IoT devices, as well as the maintenance phase. Since the variety of designs is unlimited, and battery capacity is usually fixed, or a cost factor, a generic, fully simulated, model-based energy consumption estimation of IoT devices is crucial. In this study, we aim to address this problem via proposing fully simulated, model-based, system-level power estimation approaches, as well as their success rate in typical real-life scenarios. It can be seen that the proposed methodology has high accuracy over %97. For the realization of the best-proposed approach, we used Open Virtual Platform (OVP) as an instruction set </span>accurate simulator.</span></span></p></div>","PeriodicalId":49815,"journal":{"name":"Microprocessors and Microsystems","volume":"105 ","pages":"Article 105009"},"PeriodicalIF":2.6,"publicationDate":"2024-01-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"139397954","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

{"title":"Edge-sorter: A hardware sorting engine for area & power constrained edge computing devices","authors":"Hakem Beitollahi ,&nbsp;Marziye Pandi ,&nbsp;Mostafa Moghaddas","doi":"10.1016/j.micpro.2024.105006","DOIUrl":"10.1016/j.micpro.2024.105006","url":null,"abstract":"<div><p><span><span>In recent years, hardware sorters have been an attracted topic for researchers. Since hardware sorters play a crucial role in embedded systems, several attempts have been made to efficiently design and implement these sorters. Previous state-of-the-art hardware sorters are not suitable for embedded </span>edge computing devices because they (1) consume high power, (2) occupy high area, (3) work for limited data-width numbers, (4) require many memory resources, and (5) finally, their architecture is not scalable with the number of input records. This paper proposes a hardware sorter for edge devices with limited hardware resources. The proposed hardware sorter, called Edge-Sorter, processes 4 bits of input records at each clock cycle. Edge-Sorter utilizes the unary processing in its main processing core. Edge-Sorter has valuable attributes compared to previous state-of-the-art techniques, including low </span>power consumption, low area occupation, sorting numbers without storing their indices, sorting numbers with arbitrary data-width, and scalable with the number of input records. The proposed approach is evaluated and compared with previous state-of-the-art techniques with two different implementation and synthesis environments: Xilinx Vivado FPGA-based and Synopsys Design Compiler 45-nm ASIC-based. The Synthesis results of both environments indicate that both Edge-Sorter techniques reduces area and power consumption on average by 80% and 90%, respectively compared to previous techniques.</p></div>","PeriodicalId":49815,"journal":{"name":"Microprocessors and Microsystems","volume":"105 ","pages":"Article 105006"},"PeriodicalIF":2.6,"publicationDate":"2024-01-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"139375497","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

{"title":"Retraction notice to “real-time monitoring of the athlete's musculoskeletal health based on an embedded processor” [Microprocessors and Microsystems 81 (2021) 103742]","authors":"Rongjun Zhu","doi":"10.1016/j.micpro.2023.104997","DOIUrl":"https://doi.org/10.1016/j.micpro.2023.104997","url":null,"abstract":"","PeriodicalId":49815,"journal":{"name":"Microprocessors and Microsystems","volume":"104 ","pages":"Article 104997"},"PeriodicalIF":2.6,"publicationDate":"2024-01-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://www.sciencedirect.com/science/article/pii/S0141933123002429/pdfft?md5=d79373509da79022af1fe62da6dbeb95&pid=1-s2.0-S0141933123002429-main.pdf","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"139099686","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"OA","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

{"title":"Retraction notice to “Business English visualization system based on video surveillance and the internet of things” [Microprocessors and Microsystems 80 (2021) 103639]","authors":"Xiaolei Qin","doi":"10.1016/j.micpro.2023.104996","DOIUrl":"10.1016/j.micpro.2023.104996","url":null,"abstract":"","PeriodicalId":49815,"journal":{"name":"Microprocessors and Microsystems","volume":"104 ","pages":"Article 104996"},"PeriodicalIF":2.6,"publicationDate":"2024-01-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://www.sciencedirect.com/science/article/pii/S0141933123002417/pdfft?md5=c8e843d7bd40877daf09a4b8b2316af5&pid=1-s2.0-S0141933123002417-main.pdf","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"139094342","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"OA","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

{"title":"A Micro-architecture that supports the Fano–Elias encoding and a hardware accelerator for approximate membership queries","authors":"Guy Even,&nbsp;Gabriel Marques Domingues","doi":"10.1016/j.micpro.2023.104992","DOIUrl":"10.1016/j.micpro.2023.104992","url":null,"abstract":"&lt;div&gt;&lt;p&gt;&lt;span&gt;We present the first hardware design that supports operations over the Fano–Elias encoding (FE-encoding). Our design is a combinational circuit (i.e., single clock cycle) that supports insertions, deletions, and queries. FE-encoding allows one to store &lt;/span&gt;&lt;span&gt;&lt;math&gt;&lt;mi&gt;f&lt;/mi&gt;&lt;/math&gt;&lt;/span&gt; binary strings, each of length &lt;span&gt;&lt;math&gt;&lt;mrow&gt;&lt;mi&gt;ℓ&lt;/mi&gt;&lt;mo&gt;+&lt;/mo&gt;&lt;mo&gt;log&lt;/mo&gt;&lt;mi&gt;m&lt;/mi&gt;&lt;/mrow&gt;&lt;/math&gt;&lt;/span&gt; using a string that is &lt;span&gt;&lt;math&gt;&lt;mrow&gt;&lt;mi&gt;m&lt;/mi&gt;&lt;mo&gt;+&lt;/mo&gt;&lt;mi&gt;f&lt;/mi&gt;&lt;mo&gt;+&lt;/mo&gt;&lt;mi&gt;f&lt;/mi&gt;&lt;mi&gt;ℓ&lt;/mi&gt;&lt;/mrow&gt;&lt;/math&gt;&lt;/span&gt; bits long (rather than &lt;span&gt;&lt;math&gt;&lt;mrow&gt;&lt;mi&gt;f&lt;/mi&gt;&lt;mrow&gt;&lt;mo&gt;(&lt;/mo&gt;&lt;mi&gt;ℓ&lt;/mi&gt;&lt;mo&gt;+&lt;/mo&gt;&lt;mo&gt;log&lt;/mo&gt;&lt;mi&gt;m&lt;/mi&gt;&lt;mo&gt;)&lt;/mo&gt;&lt;/mrow&gt;&lt;/mrow&gt;&lt;/math&gt;&lt;/span&gt;). The asymptotic gate-count of the circuit is &lt;span&gt;&lt;math&gt;&lt;mrow&gt;&lt;mi&gt;Θ&lt;/mi&gt;&lt;mrow&gt;&lt;mo&gt;(&lt;/mo&gt;&lt;mrow&gt;&lt;mo&gt;(&lt;/mo&gt;&lt;mi&gt;m&lt;/mi&gt;&lt;mo&gt;+&lt;/mo&gt;&lt;mi&gt;f&lt;/mi&gt;&lt;mo&gt;)&lt;/mo&gt;&lt;/mrow&gt;&lt;mi&gt;⋅&lt;/mi&gt;&lt;mo&gt;lg&lt;/mo&gt;&lt;mi&gt;m&lt;/mi&gt;&lt;mo&gt;+&lt;/mo&gt;&lt;mi&gt;f&lt;/mi&gt;&lt;mi&gt;⋅&lt;/mi&gt;&lt;mi&gt;ℓ&lt;/mi&gt;&lt;mo&gt;)&lt;/mo&gt;&lt;/mrow&gt;&lt;/mrow&gt;&lt;/math&gt;&lt;/span&gt;. The asymptotic delay is &lt;span&gt;&lt;math&gt;&lt;mrow&gt;&lt;mi&gt;Θ&lt;/mi&gt;&lt;mrow&gt;&lt;mo&gt;(&lt;/mo&gt;&lt;mo&gt;lg&lt;/mo&gt;&lt;mi&gt;m&lt;/mi&gt;&lt;mo&gt;+&lt;/mo&gt;&lt;mo&gt;lg&lt;/mo&gt;&lt;mi&gt;f&lt;/mi&gt;&lt;mo&gt;+&lt;/mo&gt;&lt;mo&gt;lg&lt;/mo&gt;&lt;mi&gt;ℓ&lt;/mi&gt;&lt;mo&gt;)&lt;/mo&gt;&lt;/mrow&gt;&lt;/mrow&gt;&lt;/math&gt;&lt;/span&gt;&lt;span&gt;. We implemented our design on an FPGA with four combinations of parameters in which the FE-encoding fits in 512 or 1024 bits.&lt;/span&gt;&lt;/p&gt;&lt;p&gt;We present the first hardware design for a dynamic filter that maintains a set subject to insertions, deletions, and approximate membership queries. The design contains four main blocks: two memory banks that store FE-encodings and two combinational circuits for FE-encoding. Additional logic deals with double buffering and forwarding.&lt;/p&gt;&lt;p&gt;We implemented the dynamic filter on an FPGA with the following parameters: (1) Elements in the dataset are 32-bit strings. (2) The supported dataset can contain up to &lt;span&gt;&lt;math&gt;&lt;mrow&gt;&lt;msub&gt;&lt;mrow&gt;&lt;mi&gt;n&lt;/mi&gt;&lt;/mrow&gt;&lt;mrow&gt;&lt;mi&gt;m&lt;/mi&gt;&lt;mi&gt;a&lt;/mi&gt;&lt;mi&gt;x&lt;/mi&gt;&lt;/mrow&gt;&lt;/msub&gt;&lt;mo&gt;=&lt;/mo&gt;&lt;mn&gt;45&lt;/mn&gt;&lt;mi&gt;⋅&lt;/mi&gt;&lt;msup&gt;&lt;mrow&gt;&lt;mn&gt;2&lt;/mn&gt;&lt;/mrow&gt;&lt;mrow&gt;&lt;mn&gt;14&lt;/mn&gt;&lt;/mrow&gt;&lt;/msup&gt;&lt;mo&gt;=&lt;/mo&gt;&lt;mn&gt;737&lt;/mn&gt;&lt;mo&gt;,&lt;/mo&gt;&lt;mn&gt;280&lt;/mn&gt;&lt;/mrow&gt;&lt;/math&gt;&lt;/span&gt; elements. (3) The latency is 2-4 clock cycles. (4) Fixed (i.e., constant and stable) throughput. A new operation can be issued &lt;em&gt;every&lt;/em&gt; clock cycle. (5) We prove that the probability of a false-positive error is bounded by &lt;span&gt;&lt;math&gt;&lt;mrow&gt;&lt;mn&gt;0&lt;/mn&gt;&lt;mo&gt;.&lt;/mo&gt;&lt;mn&gt;385&lt;/mn&gt;&lt;mi&gt;⋅&lt;/mi&gt;&lt;mn&gt;1&lt;/mn&gt;&lt;msup&gt;&lt;mrow&gt;&lt;mn&gt;0&lt;/mn&gt;&lt;/mrow&gt;&lt;mrow&gt;&lt;mo&gt;−&lt;/mo&gt;&lt;mn&gt;2&lt;/mn&gt;&lt;/mrow&gt;&lt;/msup&gt;&lt;/mrow&gt;&lt;/math&gt;&lt;/span&gt;. (6) We prove that the expected number of insertion failures is less than 1 for every 75 million insertions.&lt;/p&gt;&lt;p&gt;Synthesis of our filter on a Xilinx Alveo U250 FPGA achieves a clock rate of 100 MHz (the critical path is due to the memory access). We measure a fixed throughput of 97.7 million operations per second (the loss of 2.3% in the throughput is due to instabilities in the bandwidth of the AXI4 Lite I/O channel).&lt;/p&gt;&lt;p&gt;A unique feature of our filter implementation is that the throughput is stable and constant for all benchmarks and loads","PeriodicalId":49815,"journal":{"name":"Microprocessors and Microsystems","volume":"105 ","pages":"Article 104992"},"PeriodicalIF":2.6,"publicationDate":"2024-01-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"139094371","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

{"title":"H2-RAID: Improving the reliability of SSD RAID with unified SSD and HDD hybrid architecture","authors":"Jiarong Liu ,&nbsp;Tianyu Wang ,&nbsp;Xiaowei Chen ,&nbsp;Chao Li ,&nbsp;Zhaoyan Shen ,&nbsp;Zhiyong Zhang","doi":"10.1016/j.micpro.2023.104993","DOIUrl":"10.1016/j.micpro.2023.104993","url":null,"abstract":"<div><p><span>With the increasing development of SSD (Solid-State Drives) technology, SSD RAID (Redundant Arrays of Independent Disks) has been widely deployed in enterprise data centers. However, the inherent write endurance issue of SSD seriously affects the reliability of the array. Meanwhile, compared with conventional HDD-based RAID, SSD RAID exhibits very different failure characteristics, such as correlated failure (Balakrishnan et al., 2010) under RAID-5. In this paper, we present a Hybrid High reliability RAID architecture, named H</span><span><math><msup><mrow></mrow><mrow><mn>2</mn></mrow></msup></math></span>-RAID, by equipping each SSD with an extra HDD as the backup to improve the reliability of SSD RAID. Considering the relatively longer write latency of HDD, in H<span><math><msup><mrow></mrow><mrow><mn>2</mn></mrow></msup></math></span><span><span>-RAID, we first propose an HDD-aware backup mechanism to smartly aggregate random writes into sequential writes to decrease performance degradation. In addition, to cope with the scenarios of SSD failure, an HDD-aware reconstruction method is further proposed to guarantee the reliability and the online </span>transaction processing performance. We build a novel Markov process-based mathematical model to analyze the reliability of different architectures, and the theoretical results prove the reliability of H</span><span><math><msup><mrow></mrow><mrow><mn>2</mn></mrow></msup></math></span>-RAID is much higher than that of traditional SSD RAID. To more accurately evaluate the performance influence of HDD on H<span><math><msup><mrow></mrow><mrow><mn>2</mn></mrow></msup></math></span>-RAID, we develop a simulator based on Disksim and the experimental results show H<span><math><msup><mrow></mrow><mrow><mn>2</mn></mrow></msup></math></span>-RAID significantly increases the reliability compared with SSD array (under RAID-5) while with little performance loss on average.</p></div>","PeriodicalId":49815,"journal":{"name":"Microprocessors and Microsystems","volume":"105 ","pages":"Article 104993"},"PeriodicalIF":2.6,"publicationDate":"2023-12-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"139062361","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

{"title":"Retraction notice to “Intelligent control for new topological structure of Z-Source inverter based on ARM” [Microprocessors and Microsystems 81 (2021) 103735]","authors":"Hailong Liu ,&nbsp;Jiaona Chen","doi":"10.1016/j.micpro.2023.105001","DOIUrl":"https://doi.org/10.1016/j.micpro.2023.105001","url":null,"abstract":"","PeriodicalId":49815,"journal":{"name":"Microprocessors and Microsystems","volume":"104 ","pages":"Article 105001"},"PeriodicalIF":2.6,"publicationDate":"2023-12-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://www.sciencedirect.com/science/article/pii/S0141933123002466/pdfft?md5=0609f75249c060e3be3bd684835e1c24&pid=1-s2.0-S0141933123002466-main.pdf","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"139100254","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"OA","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}