发布求助
文献互助 智能选刊 最新文献

2005 6th International Conference on ASIC最新文献

筛选
英文 中文
New methods of FPGA co-verification for system on chip (SoC) 面向片上系统(SoC)的FPGA协同验证新方法
2005 6th International Conference on ASIC Pub Date : 2005-10-24 DOI: 10.1109/ICASIC.2005.1611289
Lin Yi-fan, Zeng Xiao-yang, Wu Min, Chen Jun, Bao Rencheng
{"title":"New methods of FPGA co-verification for system on chip (SoC)","authors":"Lin Yi-fan, Zeng Xiao-yang, Wu Min, Chen Jun, Bao Rencheng","doi":"10.1109/ICASIC.2005.1611289","DOIUrl":"https://doi.org/10.1109/ICASIC.2005.1611289","url":null,"abstract":"With the rapid development on the software-hardware co-verification of SoC, FPGA verification has become more and more critical for VLSI design, and it requires much more portion of time within the life circle of chip development. The time spent on the FPGA verification should be reduced to achieve a more efficient time-to-market for the IC product. Therefore, several strategies using both dynamic and static methods to execute this verification are proposed in this paper. By using a variety of techniques such as software static breakpoint monitoring and interrupt vectors remapping, the software verification is accelerated. A bus analyzer is adopted to provide real-time bus monitoring with a vivid evaluation of the system performance. In this paper, experiments show that above methods have greatly enhanced the efficiency and speed of the FPGA co-verification process","PeriodicalId":431034,"journal":{"name":"2005 6th International Conference on ASIC","volume":"4 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2005-10-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131587608","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
A P1500-compliant wrapper and TAM controller co-design scheme 一个符合p1500标准的包装器和TAM控制器协同设计方案
2005 6th International Conference on ASIC Pub Date : 2005-10-24 DOI: 10.1109/ICASIC.2005.1611419
Wu Chao, Wang Hong, Y. Shi-yuan
{"title":"A P1500-compliant wrapper and TAM controller co-design scheme","authors":"Wu Chao, Wang Hong, Y. Shi-yuan","doi":"10.1109/ICASIC.2005.1611419","DOIUrl":"https://doi.org/10.1109/ICASIC.2005.1611419","url":null,"abstract":"IEEE P1500 is a standard under development which intends to improve ease of test reuse and test integration with respect to the core-based SoCs. This paper proposes a P1500-compliant wrapper and TAM controller design scheme. Area overhead and power consumption are taken into account in our scheme. Some experiment results based on a sample SoC are reported, showing the effectiveness of the proposed approach in terms of area overhead","PeriodicalId":431034,"journal":{"name":"2005 6th International Conference on ASIC","volume":"4 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2005-10-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131610793","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Extraction of feedback information from circuit netlists 从电路网表中提取反馈信息
2005 6th International Conference on ASIC Pub Date : 2005-10-24 DOI: 10.1109/ICASIC.2005.1611472
Ruijing Shen, Xiangqing He, Liu Yang
{"title":"Extraction of feedback information from circuit netlists","authors":"Ruijing Shen, Xiangqing He, Liu Yang","doi":"10.1109/ICASIC.2005.1611472","DOIUrl":"https://doi.org/10.1109/ICASIC.2005.1611472","url":null,"abstract":"For a successful analog/mixed signal design, various layout constraints have to be seriously addressed, which is one of the reasons why automatic design of analog layouts is intrinsically more difficult than that of digital layouts. Since feedback has long been a mysterious effect in virtually all analog integrated circuits, improving on constraint file can be done according to feedback information. In this paper, the technique of feedback circuit extraction (FCE) is presented, which is the transformation of feedback design descriptions from circuit level to functional level. Novelly, the algorithm of FCE utilizes the direction of signal flow to extract detailed information of intentional feedback network","PeriodicalId":431034,"journal":{"name":"2005 6th International Conference on ASIC","volume":"46 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2005-10-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128068614","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
A high-performance low-power 2D 8/spl times/8 IDCT processor with asynchronous pipeline 具有异步流水线的高性能低功耗2D 8/spl次/8 IDCT处理器
2005 6th International Conference on ASIC Pub Date : 2005-10-24 DOI: 10.1109/ICASIC.2005.1611307
Xu Ma, Jian Gao, Jing Chen
{"title":"A high-performance low-power 2D 8/spl times/8 IDCT processor with asynchronous pipeline","authors":"Xu Ma, Jian Gao, Jing Chen","doi":"10.1109/ICASIC.2005.1611307","DOIUrl":"https://doi.org/10.1109/ICASIC.2005.1611307","url":null,"abstract":"This paper presents a high-performance low-power 2D IDCT processor for video applications. Based on multiply-accumulator architecture, the processor can meet the high-speed requirement of HDTV. To save power consumption, the processor employs asynchronous pipeline in which local clocks are enabled only when there is an operation to perform. Compared with conventional synchronous pipelined design, the proposed design exhibits an average power saving of 40%.","PeriodicalId":431034,"journal":{"name":"2005 6th International Conference on ASIC","volume":"25 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2005-10-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"133316994","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
On-chip decoupling capacitor budgeting by sequence of linear programming 片上解耦电容序列线性规划
2005 6th International Conference on ASIC Pub Date : 2005-10-24 DOI: 10.1109/ICASIC.2005.1611252
Z. Qi, Hang Li, S.X.-D. Tan, Yici Cai, Xianlong Hong
{"title":"On-chip decoupling capacitor budgeting by sequence of linear programming","authors":"Z. Qi, Hang Li, S.X.-D. Tan, Yici Cai, Xianlong Hong","doi":"10.1109/ICASIC.2005.1611252","DOIUrl":"https://doi.org/10.1109/ICASIC.2005.1611252","url":null,"abstract":"Excessive power supply noise increases propagation delay of switching gates and reduces noise margin of the circuit. Adding on-chip decoupling capacitors (decaps) is an effective way to reduce voltage noise in a on-chip power delivery system. In this paper, we propose an efficient and novel algorithm to allocate decaps in an area efficient way. The new algorithm applies the sequence of linear programming based approach to searching the minimum decap area to reduce voltage drop below user specified threshold. We show existing sensitivity based decap allocation algorithms tend to over estimate the decap areas due to nonlinear sensitivity dependence on decap values. Experimental results show that the proposed algorithm uses significantly less decap area than the existing conjugate gradient based approach but with similar CPU runtimes","PeriodicalId":431034,"journal":{"name":"2005 6th International Conference on ASIC","volume":"55 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2005-10-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131990246","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 7
CMOS 1.5V bandgap voltage reference CMOS 1.5V带隙基准电压
2005 6th International Conference on ASIC Pub Date : 2005-10-24 DOI: 10.1109/ICASIC.2005.1611359
Mao Jingwen, Chen Tingqian, Chen Cheng, R. Junyan, Yang Li
{"title":"CMOS 1.5V bandgap voltage reference","authors":"Mao Jingwen, Chen Tingqian, Chen Cheng, R. Junyan, Yang Li","doi":"10.1109/ICASIC.2005.1611359","DOIUrl":"https://doi.org/10.1109/ICASIC.2005.1611359","url":null,"abstract":"A low power and high precision CMOS bandgap voltage reference circuit is presented. Prototype of the circuit is fabricated using the 0.18 mum CMOS process. The power supply is only 1.5 V. It fulfills the first order PTAT (proportion to absolute temperature) temperature curvature compensation with a good PSRR (power supply rejection ratio). The measured results of this circuit show that the PSRR is 47 dB. The output voltage varies from 1.114 V to 1.117 V which is constant within 0.269% over the temperature range of 0~80 degC. The power dissipation is 0.22 mW at 1.5 V and the active area is 0.057 mm2","PeriodicalId":431034,"journal":{"name":"2005 6th International Conference on ASIC","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2005-10-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130339789","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 7
A 2.4 GHz Fully Integrated Class-A Power Ampifier In 0.35μm SiGe BiCMOS Technology 2.4 GHz全集成A类功率放大器，采用0.35μm SiGe BiCMOS技术
2005 6th International Conference on ASIC Pub Date : 2005-10-24 DOI: 10.1109/ICASIC.2005.1611325
A. Wang, X. Guan, H. Feng, Q. Wu, R. Zhan, Liwu Yang
{"title":"A 2.4 GHz Fully Integrated Class-A Power Ampifier In 0.35μm SiGe BiCMOS Technology","authors":"A. Wang, X. Guan, H. Feng, Q. Wu, R. Zhan, Liwu Yang","doi":"10.1109/ICASIC.2005.1611325","DOIUrl":"https://doi.org/10.1109/ICASIC.2005.1611325","url":null,"abstract":"This paper presents a 2.4 GHz fully integrated class-A power amplifier designed and implemented in a commercial 0.35 mum SiGe BiCMOS technology for a single-chip dual-band transceiver. It delivers a power output of 18.5dBm at an input power of -8dBm with a PAE of 17%. The 2nd and 3rd harmonics are -37.5dBc and -32.2dBc, respectively. The power amplifier draws a DC current of 126mA from a 3.3 V supply and achieves a linear gain of 27.6 dB. The fabricated die size is only 1.2 mm times 1 mm. An improved PA model is introduced for optimal power matching analysis that was verified in this design","PeriodicalId":431034,"journal":{"name":"2005 6th International Conference on ASIC","volume":"91 4","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2005-10-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114021764","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 5
A hardware efficient VLSI architecture for FFT processor in OFDM systems OFDM系统中FFT处理器的硬件高效VLSI架构
2005 6th International Conference on ASIC Pub Date : 2005-10-24 DOI: 10.1109/ICASIC.2005.1611255
Jianming Wu, Ke Liu, Bo Shen, Hao Min
{"title":"A hardware efficient VLSI architecture for FFT processor in OFDM systems","authors":"Jianming Wu, Ke Liu, Bo Shen, Hao Min","doi":"10.1109/ICASIC.2005.1611255","DOIUrl":"https://doi.org/10.1109/ICASIC.2005.1611255","url":null,"abstract":"This paper presents a hardware efficient FFT implementation architecture using a novel data access scheme for OFDM applications. By conversion of digit-reversed to bit-reversed order addressing, continuous flow FFT processing can be achieved using 2 N-word memories by alternation between natural order and bit-reversed order addressing. An in-place multi-bank memory is adopted to accommodate high-speed applications such as wireless multimedia communications. Also the bank index generation is performed using bit-wise XOR operations instead of conventional modulo-r additions. The scheme supports scalable length FFT computation and achieves conflict-free memory access","PeriodicalId":431034,"journal":{"name":"2005 6th International Conference on ASIC","volume":"79 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2005-10-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114366308","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 10
Experimental studies on SAT-based test pattern generation for industrial circuits 基于sat的工业电路测试图生成实验研究
2005 6th International Conference on ASIC Pub Date : 2005-10-24 DOI: 10.1109/ICASIC.2005.1611489
Junhao Shi Gorschwin, Fey Rolf Drechsler, Andreas Glowatz, Juirgen Schloffel, F. Hapke
{"title":"Experimental studies on SAT-based test pattern generation for industrial circuits","authors":"Junhao Shi Gorschwin, Fey Rolf Drechsler, Andreas Glowatz, Juirgen Schloffel, F. Hapke","doi":"10.1109/ICASIC.2005.1611489","DOIUrl":"https://doi.org/10.1109/ICASIC.2005.1611489","url":null,"abstract":"Due to the ever increasing size of integrated circuits classical methods for automatic test pattern generation (ATPG) reach their limits. On the other hand recent advances in algorithms to solve the Boolean satisfiability (SAT) problem allow the application to large instances. This suggests to exploit modern SAT techniques for ATPG. Here, we present a SAT-based ATPG tool that is applicable to large industrial circuits. The performances of different SAT-solvers are experimentally evaluated and the potential for problem specific heuristics is shown. Further experiments show that most of the faults can be classified very efficiently independently of the circuit size","PeriodicalId":431034,"journal":{"name":"2005 6th International Conference on ASIC","volume":"37 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2005-10-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116138081","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 18
A novel minimum-voltage active-clamping PFC controller 一种新型的低电压有源箝位PFC控制器
2005 6th International Conference on ASIC Pub Date : 2005-10-24 DOI: 10.1109/ICASIC.2005.1611327
Qin Song, Wu Xiaobo, Yan Xiaolang
{"title":"A novel minimum-voltage active-clamping PFC controller","authors":"Qin Song, Wu Xiaobo, Yan Xiaolang","doi":"10.1109/ICASIC.2005.1611327","DOIUrl":"https://doi.org/10.1109/ICASIC.2005.1611327","url":null,"abstract":"A novel minimum-voltage active-clamping (MVAC) PFC controller was developed, which is capable of providing effective control scheme to the MVAC PFC converter to suppress the reverse-recovery current of the boost diode and minimize the voltage stress on switch devices. The corresponding control strategy was proposed and implemented in its design. To reduce the ripple currents in output capacitor, the leading-edge modulation was employed. And programmable turn-on delay time was adopted to realize zero-voltage-switching (ZVS) operation. The IC was designed and simulated in 1.5 /spl mu/m BCD (bipolar-CMOS-DMOS) process. The simulation results showed that the expected specifications were achieved.","PeriodicalId":431034,"journal":{"name":"2005 6th International Conference on ASIC","volume":"109 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2005-10-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124882137","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
首页 上一页 下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信