2018 14th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME)最新文献_第3页

PRIME 2018 Cover Page PRIME 2018封面

2018 14th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME) Pub Date : 2018-07-01 DOI: 10.1109/prime.2018.8430309

引用次数: 0

Improving Deep Learning with a customizable GPU-like FPGA-based accelerator 使用可定制的类似gpu的基于fpga的加速器改进深度学习

2018 14th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME) Pub Date : 2018-07-01 DOI: 10.1109/PRIME.2018.8430335

M. Gagliardi, E. Fusella, A. Cilardo

引用次数: 1

A fully differential, 200MHz, programmable gain, level-shifting, hybrid amplifier/power combiner/test buffer, using pre-distortion for enhanced linearity 全差分，200MHz，可编程增益，电平移位，混合放大器/功率合成器/测试缓冲器，使用预失真增强线性度

2018 14th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME) Pub Date : 2018-07-01 DOI: 10.1109/PRIME.2018.8430372

V. Kampus, T. Rang, Daniel Knaller, C. Fleischhacker, Markus Korak, J. Kiss

引用次数: 4

A Laser Diode-Based Wireless Optogenetic Headstage 一种基于激光二极管的无线光遗传头台

2018 14th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME) Pub Date : 2018-07-01 DOI: 10.1109/PRIME.2018.8430348

Alireza Mesri, M. Sampietro, Andre B. Cunha, G. Ferrari, Ø. Martinsen

{"title":"A Laser Diode-Based Wireless Optogenetic Headstage","authors":"Alireza Mesri, M. Sampietro, Andre B. Cunha, G. Ferrari, Ø. Martinsen","doi":"10.1109/PRIME.2018.8430348","DOIUrl":"https://doi.org/10.1109/PRIME.2018.8430348","url":null,"abstract":"A power efficient, battery powered optogenetic headstage for doing in-vivo experiments with freely moving genetically modified animals is presented. The proposed system is designed with commercial off-the-shelf components, and is based on a Bluetooth Low Energy (BLE) System-on-Chip (SoC) with an integrated antenna and a programmable ARM Cortex-M3 microprocessor core able to control the circuit. The optical signal is generated using a compact laser diode (LD) suitable for a wearable headstage. LD produces light in a highly concentrated way considerably improving the LD-optical fiber coupling efficiency. The proposed optogenetic system is shown to provide 120 mW/mm2 at the fiber tip with a current consumption of 60mA, considerably lower than LED-based systems. The system is remotely controlled by a smartphone app where the user can define optical stimulations patterns settings (optical power, frequency, duty cycle, etc.). It is also powerful enough to be ready to house additional optogenetics functionalities, like electrochemical sensing of the cell response, without significant modifications, thus being the basis of an integrated optogenetic platform.","PeriodicalId":384458,"journal":{"name":"2018 14th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2018-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131174243","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 2

Multi-Channel Electrotactile Stimulation System for Touch Substitution: A Case Study 触觉替代的多通道电触觉刺激系统:一个案例研究

2018 14th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME) Pub Date : 2018-07-01 DOI: 10.1109/PRIME.2018.8430345

Hoda Fares, L. Seminara, H. Chible, S. Došen, M. Valle

引用次数: 5

Multi-Stage Complex Notch Filtering for Interference Detection and Mitigation to Improve the Acquisition Performance of GPS 基于多级复杂陷波滤波的干扰检测与抑制，提高GPS的采集性能

2018 14th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME) Pub Date : 2018-07-01 DOI: 10.1109/PRIME.2018.8430324

Syed Waqas Arif, Adem Coskun, I. Kale

{"title":"Multi-Stage Complex Notch Filtering for Interference Detection and Mitigation to Improve the Acquisition Performance of GPS","authors":"Syed Waqas Arif, Adem Coskun, I. Kale","doi":"10.1109/PRIME.2018.8430324","DOIUrl":"https://doi.org/10.1109/PRIME.2018.8430324","url":null,"abstract":"Continuous Wave Interferences (CWIs) can degrade the accuracy of a Global Positioning System (GPS) receiver and moreover it can completely deteriorate receiver’s normal operation. In this paper a low-cost anti-jamming system design is presented for the mitigation and detection of CWIs for GPS receivers. The anti-jamming system comprises of parameterizable Complex Adaptive Notch Filter (CANF) module which is able to detect and excise single or multiple CWIs. The CANF module is composed of afirst, second and third order infinite-impulse response filter with an Auto-Regressive Moving Averager structure. The proposed CANF detects the existence of the CWI and estimates JNR level of incoming signal by using the statistical value of the adaptive parameter b0. The impact of the CANF module on the acquisition is analyzed. Moreover, a simple and innovative system level model is proposed which can utilize each CANF efficiently with threshold setting of JNR estimation within the adaptation block. Threshold setting parameters provide trade-off between effective excision of CWI, order of the filter and power consumption. This results in a parameterizable CANF module and provide effective solution for the mitigation of interferences with a high-power profile for GPS based applications.","PeriodicalId":384458,"journal":{"name":"2018 14th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2018-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125862848","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 2

Ultra Low Frequency Low Power CMOS Oscillators for MPPT and Switch Mode Power Supplies 用于MPPT和开关模式电源的超低频率低功率CMOS振荡器

2018 14th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME) Pub Date : 2018-07-01 DOI: 10.1109/PRIME.2018.8430355

Francarl Galea, O. Casha, I. Grech, E. Gatt, J. Micallef

{"title":"Ultra Low Frequency Low Power CMOS Oscillators for MPPT and Switch Mode Power Supplies","authors":"Francarl Galea, O. Casha, I. Grech, E. Gatt, J. Micallef","doi":"10.1109/PRIME.2018.8430355","DOIUrl":"https://doi.org/10.1109/PRIME.2018.8430355","url":null,"abstract":"This paper presents the design of two low power consumption analog oscillators implemented in a $0 . 35mu mathrm {m}$ CMOS technology. These oscillators were designed for a power conditioning circuit with an analogue Perturbation and Observation (P&O) Maximum Power Point Tracker (MPPT) to maximize the scavenged power generated by energy harvesting devices. The nominal frequency of the two oscillators is 15Hz and 200kHz, respectively. The 15Hz oscillator is used to clock the MPPT, whereas the second oscillator generates a sawtooth wave required for the Pulse Width Modulation (PWM) of the switch mode converter. Both oscillators work with a supply voltage of 1V and use a reference current generated by a self-biasing zero temperature coefficient circuit. All the circuitry was designed to operate in the sub-threshold region in order to keep its power consumption to a minimum. The frequency of the 15Hz oscillator varies by $7 . 1$% over a temperature variation from −40°C to 125°C. The total power consumption including the current reference circuit is 30nW at 27°C and reaches a maximum of 90nW at 80°C. The frequency of the 200kHz oscillator varies by 33% over a temperature variation from −40°C to 125°C. The sawtooth generator, together with the current reference circuit, consume 63nW across this temperature range.","PeriodicalId":384458,"journal":{"name":"2018 14th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME)","volume":"27 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2018-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125960743","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 4

UTBB FD-SOI Circuit Design using Multifinger Transistors: A Circuit-Device Interaction Perspective 使用多指晶体管的UTBB FD-SOI电路设计:电路-器件交互视角

2018 14th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME) Pub Date : 2018-07-01 DOI: 10.1109/PRIME.2018.8430312

A. Sharma, N. Alam, B. Anand

{"title":"UTBB FD-SOI Circuit Design using Multifinger Transistors: A Circuit-Device Interaction Perspective","authors":"A. Sharma, N. Alam, B. Anand","doi":"10.1109/PRIME.2018.8430312","DOIUrl":"https://doi.org/10.1109/PRIME.2018.8430312","url":null,"abstract":"This paper examines and models the performance of mlutifinger Ultra-Thin Box and Body Fully-Depleted (UTBBFD-SOI) MOSFETs in the presence of process induced mechani- cal stress. We model the channel stress and effective drive current $(I_{eff})$ in a multifinger FDSOI MOSFET (Si channel NMOS and SiGe channel PMOS) as a function of number of fingers (NFs). The proposed $I_{eff}$ model predicts the performance (i.e., $I_{mathrm {e}ff})$ of Inverter/NAND-2/NAND-3 with a maximum error of 7% compared to Sentaurus TCAD simulations. We show that as the NFs in an NMOSFET increases from 1 to 12, $I_{mathrm {e}ff}$ per micrometer width increases by $approx ~36$% and subsequently saturates. This is due to the increase in the channel stress with the NFs, which is similar to as observed in the bulk-CMOS technology. However, due to high biaxial stress, a PMOSFET’s (SiGe channel) performance changes only marginally with the NFs. This is because the improvement in hole mobility saturates at high biaxial stress values. We also show that the FO4 delay of an inverter reduces by 16.67% when twelve-finger devices are used to design the inverter rather than single finger devices. Finally, using our stress model and $I_{eff}$ for an inverter$/mathrm {N}mathrm {A}mathrm {N}mathrm {D}/mathrm {N}mathrm {O}mathrm {R}$ cells, we propose a modified logical effort methodology (LEM) for combinational data-paths which incorporates multifinger effects in FDSOI MOSFETs. A 5-stage data-path designed using our LEM results in 14.3% improvement in total active area and 7% reduction in leakage power without a loss in speed compared to conventional technique.","PeriodicalId":384458,"journal":{"name":"2018 14th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME)","volume":"183 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2018-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121941263","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 0

A Simulated Approach to Evaluate Side Channel Attack Countermeasures for the Advanced Encryption Standard 一种评估高级加密标准侧信道攻击对策的仿真方法

2018 14th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME) Pub Date : 2018-07-01 DOI: 10.1109/PRIME.2018.8430344

Luca Sarti, Luca Baldanzi, Luca Crocetti, Berardino Carnevale, L. Fanucci

{"title":"A Simulated Approach to Evaluate Side Channel Attack Countermeasures for the Advanced Encryption Standard","authors":"Luca Sarti, Luca Baldanzi, Luca Crocetti, Berardino Carnevale, L. Fanucci","doi":"10.1109/PRIME.2018.8430344","DOIUrl":"https://doi.org/10.1109/PRIME.2018.8430344","url":null,"abstract":"Modern networks have critical security needs and a suitable level of protection and performance is usually achieved with the use of dedicated hardware cryptographic cores. Although the Advanced Encryption Standard (AES) is considered the best approach when symmetric cryptography is required, one of its main weaknesses lies in its measurable power consumption. Side Channel Attacks (SCAs) use this emitted power to analyze and revert the mathematical steps and extract the encryption key. In this work we propose a simulated methodology based on Correlation and Differential Power Analysis. Our solution extracts the simulated power from a gate-level implementation of the AES core and elaborates it using mathematical-statistical procedures. An SCA countermeasure can then be evaluated without the need for any physical circuit. Each solution can be benchmarked during an early step of the design thereby shortening the evaluation phase and helping designers to find the best solution during a preliminary phase. The cost of our approach is lower compared to any kind of analysis that requires the silicon chip to evaluate SCA protection.","PeriodicalId":384458,"journal":{"name":"2018 14th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME)","volume":"71 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2018-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123273562","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 6

A 4W 37.5-42.5 GHz Power Amplifier MMIC in GaN on Si Technology 基于GaN on Si技术的4W 37.5-42.5 GHz功率放大器

2018 14th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME) Pub Date : 2018-07-01 DOI: 10.1109/PRIME.2018.8430333

F. Costanzo, R. Giofré, A. Salvucci, G. Polli, E. Limiti

引用次数: 4