Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference最新文献_第7页

PCUBE: A performance driven placement algorithm for low power designs PCUBE:一种性能驱动的低功耗布局算法

Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference Pub Date : 1993-09-20 DOI: 10.1109/EURDAC.1993.410619

H. Vaishnav, Massoud Pedram

引用次数: 76

A consistent nonlinear simulation environment based on improved harmonic balance techniques 基于改进谐波平衡技术的一致性非线性仿真环境

Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference Pub Date : 1993-09-20 DOI: 10.1109/EURDAC.1993.410621

Jack T. Yao, A. Yang

引用次数: 0

A workbench for generation of component models 用于生成组件模型的工作台

Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference Pub Date : 1993-09-20 DOI: 10.1109/EURDAC.1993.410678

M. Bluml, Michael Lenzen, A. Pawlak

引用次数: 3

SPAN: Tightly coupled thermal and electrical simulation SPAN:紧密耦合的热和电模拟

Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference Pub Date : 1993-09-20 DOI: 10.1109/EURDAC.1993.410653

B. Klaassen, K. Paap

引用次数: 1

A novel and efficient technique for transient analysis of tightly coupled circuits: The integral equation method (IEM) 一种新颖有效的紧耦合电路暂态分析方法:积分方程法

Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference Pub Date : 1993-09-20 DOI: 10.1109/EURDAC.1993.410620

M. Sabry, M. Tawfik, Hazem ElTahawy, S. G. Sabiro, J. Besnard

引用次数: 1

GASTIM: A timing analyzer for GaAs digital circuits GASTIM:用于砷化镓数字电路的时序分析仪

Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference Pub Date : 1993-09-20 DOI: 10.1109/EURDAC.1993.410636

A. Hernández, Luis Gómez, A. Núñez

引用次数: 1

Test function embedding algorithms with application to interconnected finite state machines 测试函数嵌入算法及其在互联有限状态机中的应用

Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference Pub Date : 1993-09-20 DOI: 10.1109/EURDAC.1993.410641

S. Kanjilal, S. Chakradhar, V. Agrawal

{"title":"Test function embedding algorithms with application to interconnected finite state machines","authors":"S. Kanjilal, S. Chakradhar, V. Agrawal","doi":"10.1109/EURDAC.1993.410641","DOIUrl":"https://doi.org/10.1109/EURDAC.1993.410641","url":null,"abstract":"The authors present new algorithms for embedding a test function in the state diagram of a finite state machine. When possible, the test function is embedded in the given object machine without using an extra input line. When such embedding is not possible, an extra input line is added to the object machine to make the embedding possible. For the extra input case, partition theory and the state variable dependencies of the object machine are used to obtain a mapping of the test machine states onto the object machine states. This mapping introduces a minimum number of extra state variable dependencies in the augmented machine as compared to the dependencies in the object machine. Experimental results on several MCNC benchmarks show that the method yields augmented machine implementations that have smaller areas than the corresponding full scan designs. The test generation complexity for the augmented machine implementation is the same as that for a full scan design. The embedding of test functions in machines specified as interconnection of finite state machines is also considered.<<ETX>>","PeriodicalId":339176,"journal":{"name":"Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference","volume":"77 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1993-09-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"134050131","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 24

CAD: The numerical and analytical methods combined for the analysis of IC's thermal fields CAD:集成电路热场分析的数值与解析相结合的方法

Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference Pub Date : 1993-09-20 DOI: 10.1109/EURDAC.1993.410652

V. A. Koval, A. Ostapchuk, Igor V. Farmaga, D. Fedasyuk

引用次数: 5

Top-down modeling of RISC processors in VHDL RISC处理器的VHDL自顶向下建模

Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference Pub Date : 1993-09-20 DOI: 10.1109/EURDAC.1993.410676

H. Juan, N. D. Holmes, Smita Bakshi, D. Gajski

引用次数: 11

Technology independent boundary scan synthesis (design flow issues) 技术独立边界扫描合成(设计流程问题)

Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference Pub Date : 1993-09-20 DOI: 10.1109/EURDAC.1993.410670

M. Robinson

引用次数: 8