Proceedings of 4th Great Lakes Symposium on VLSI最新文献

An efficient multiprocessor implementation scheme for real-time DSP algorithms 一种高效的多处理器实时DSP算法实现方案

Proceedings of 4th Great Lakes Symposium on VLSI Pub Date : 1994-03-04 DOI: 10.1109/GLSV.1994.289971

Y. Hu, Duen-Jeng Wang

引用次数: 1

A performance driven logic synthesis system using delay estimator 基于延迟估计器的性能驱动逻辑综合系统

Proceedings of 4th Great Lakes Symposium on VLSI Pub Date : 1994-03-04 DOI: 10.1109/GLSV.1994.289990

Yulin Chen, W. Tsai, F. Kurdahi, T. Her, C. Ramachandran

引用次数: 0

An energy-efficient CMOS line driver using adiabatic switching 采用绝热开关的高能效CMOS线路驱动器

Proceedings of 4th Great Lakes Symposium on VLSI Pub Date : 1994-03-04 DOI: 10.1109/GLSV.1994.289970

W. Athas, J. Koller, L. Svensson

引用次数: 86

A gridless multi-layer area router 一种无网格多层区域路由器

Proceedings of 4th Great Lakes Symposium on VLSI Pub Date : 1994-03-04 DOI: 10.1109/GLSV.1994.289977

Naresh Sehgal, C. Y. Chen, J. Acken

引用次数: 3

Retiming algorithms with application to VLSI testability 重定时算法及其在VLSI测试中的应用

Proceedings of 4th Great Lakes Symposium on VLSI Pub Date : 1994-03-04 DOI: 10.1109/GLSV.1994.289966

D. Kagaris, S. Tragoudas

{"title":"Retiming algorithms with application to VLSI testability","authors":"D. Kagaris, S. Tragoudas","doi":"10.1109/GLSV.1994.289966","DOIUrl":"https://doi.org/10.1109/GLSV.1994.289966","url":null,"abstract":"A very popular and established methodology for testing complex sequential circuits is to break the cyclic structure of the circuit by incorporating a minimum number of flip-flops into a partial scan register. The circuit can then be tested by applying sequences of test patterns or using techniques for testing combinational logic. In the former case, it is very important to minimize the sequential depth, i.e. the maximum number of flip-flops on any path from the inputs to the outputs. In the latter case, it is also necessary to balance the circuit, so that all paths between any pair of nodes have the same number of flip-flops. In this paper, we address the above goals using the sequential logic synthesis concept of retiming. We present polynomial-time algorithms that solve optimally the following problems: (i) minimization of the sequential depth of the circuit; (ii) minimization of the number of flip-flops in the circuit so that the sequential depth and the clock period are less than prescribed bounds; and (iii) minimization of the number of flip-flops that need to be inserted in the circuit so that it becomes balanced. These algorithms extend the areas where retiming can be successfully applied.<<ETX>>","PeriodicalId":330584,"journal":{"name":"Proceedings of 4th Great Lakes Symposium on VLSI","volume":"127 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1994-03-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121963840","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 1

Distributed data-path synthesis on a network of workstations 工作站网络上的分布式数据路径综合

Proceedings of 4th Great Lakes Symposium on VLSI Pub Date : 1994-03-04 DOI: 10.1109/GLSV.1994.289973

M. E. Dalkiliç, V. Pitchumani

引用次数: 0

Mathematical model for routability analysis of FPGAs fpga可达性分析的数学模型

Proceedings of 4th Great Lakes Symposium on VLSI Pub Date : 1994-03-04 DOI: 10.1109/GLSV.1994.289992

D. Bhatia, Amit Chowdhary, S. Tragoudas

引用次数: 1

Automated system partitioning for synthesis of multi-chip modules 多芯片模块合成的自动系统划分

Proceedings of 4th Great Lakes Symposium on VLSI Pub Date : 1994-03-04 DOI: 10.1109/GLSV.1994.290003

R. V. Cherabuddi, M. Bayoumi

引用次数: 13

Design of a 54-bit adder using a modified Manchester carry chain 使用改进的曼彻斯特进位链的54位加法器的设计

Proceedings of 4th Great Lakes Symposium on VLSI Pub Date : 1994-03-04 DOI: 10.1109/GLSV.1994.289968

R. Hashemian

引用次数: 5

Design of transport triggered architectures 运输触发架构的设计

Proceedings of 4th Great Lakes Symposium on VLSI Pub Date : 1994-03-04 DOI: 10.1109/GLSV.1994.289981

H. Corporaal

引用次数: 59