2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)最新文献

筛选
英文 中文
A Multiplying Delay-Locked Loop design with low jitter and high linearity 一种具有低抖动和高线性度的倍增锁相环设计
Jiahao Hu, Zhongxian Huang, B. Duan, Qing Li, Ziqi Song, Dian He
{"title":"A Multiplying Delay-Locked Loop design with low jitter and high linearity","authors":"Jiahao Hu, Zhongxian Huang, B. Duan, Qing Li, Ziqi Song, Dian He","doi":"10.1109/ICTA56932.2022.9963117","DOIUrl":"https://doi.org/10.1109/ICTA56932.2022.9963117","url":null,"abstract":"In this paper, a Multiplying Delay-Locked Loop (MDLL) for high-precision Time to Digital Converter(TDC) is proposed, which has low jitter and high delay linearity. In order to reduce the phase noise, an internally compensated charge pump(CP) is used to achieve better current matching between charging and discharging. The improved reverse differential delay cell structure is used to improve the resolution of multi-phase clock. An MDLL with an output frequency of 80-240MHz and an area of 0.08mm2 is realized by using 0.18um CMOS process. The test results show that the total power consumption under 1.8V power supply is 11.52mW@240MHz, RMS jitter is 10ps@240MHz.","PeriodicalId":325602,"journal":{"name":"2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","volume":"11 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2022-10-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127868948","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
A Compact 60 GHz LNA with 22.7-dB Gain and 4.4-dB NF in 40nm CMOS 40nm CMOS中具有22.7 db增益和4.4 db NF的紧凑型60ghz LNA
Jiacong Ke, Guangyin Feng, Yanjie Wang
{"title":"A Compact 60 GHz LNA with 22.7-dB Gain and 4.4-dB NF in 40nm CMOS","authors":"Jiacong Ke, Guangyin Feng, Yanjie Wang","doi":"10.1109/ICTA56932.2022.9963014","DOIUrl":"https://doi.org/10.1109/ICTA56932.2022.9963014","url":null,"abstract":"This paper presents a compact low-noise amplifier (LNA) design for 60 GHz phased-array applications. Utilizing single transformer-based 4th-order resonators for input and inter-stage matching, a compact core area of only 0.08mm2 is achieved. A unit transistor-cell layout design technique for millimeter-wave (mm-Wave) circuit design is adopted to reduce the uncertain high-frequency coupling effects, leading a peak gain of 22.7dB. A 4.4-dB noise figure (NF) and a 3-dB bandwidth from 54 to 63 GHz are achieved based on the post layout simulation results, with a total power consumption of 29.9 mW.","PeriodicalId":325602,"journal":{"name":"2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","volume":"40 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2022-10-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126990268","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
A 28nm, 4.69TOPS/W Training, 2.34µJ/lmage Inference, on-chip Training Accelerator with Inference-compatible Back Propagation 28nm, 4.69TOPS/W训练,2.34µJ/图像推理,具有推理兼容的反向传播的片上训练加速器
Haitao Ge, Weiwei Shan, Yicheng Lu, Jun Yang
{"title":"A 28nm, 4.69TOPS/W Training, 2.34µJ/lmage Inference, on-chip Training Accelerator with Inference-compatible Back Propagation","authors":"Haitao Ge, Weiwei Shan, Yicheng Lu, Jun Yang","doi":"10.1109/ICTA56932.2022.9963098","DOIUrl":"https://doi.org/10.1109/ICTA56932.2022.9963098","url":null,"abstract":"Previous on-chip training accelerators improved training efficiency but seldomly considered inference efficiency. We propose to convert back propagation to be compatible with inference, use interleaved memory allocation to reduce external memory access and zero-skipping loss propagation. Working at 40MHz, 0.48V core voltage, our 28nm one-core OCT chip has peak training efficiency of 4.69TOPS/W and the best inference energy of 2.34 µJ/inf/ image, 9.1× better than SoTA work.","PeriodicalId":325602,"journal":{"name":"2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","volume":"8 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2022-10-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128070723","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
A Low Frequency Drift LC-DCO with Wide Temperature Range 宽温度范围低频漂移LC-DCO
Jinrui Hu, Shuyue Fang, Haigang Feng, Xinpeng Xing, Han Wang, Lei Yang
{"title":"A Low Frequency Drift LC-DCO with Wide Temperature Range","authors":"Jinrui Hu, Shuyue Fang, Haigang Feng, Xinpeng Xing, Han Wang, Lei Yang","doi":"10.1109/ICTA56932.2022.9963125","DOIUrl":"https://doi.org/10.1109/ICTA56932.2022.9963125","url":null,"abstract":"A 2.4GHz LC-DCO with low frequency drift is presented to support frequency synthesizer under narrow band system like BLE. In the LC-DCO, a comprehensive temperature compensation scheme, which includes a Proportional To Absolute Temperature (PTAT) current bias and the varactor arrays varying linearly with voltage, is proposed to reduces the frequency drift of LC-DCO as a result of temperature fluctuations. By applying the circuit, frequency drift is reduced from 31MHz (without compensation) to 6MHz within the temperature from -40°C to 120 °C. And the results show that no extra in-band noise is added to LC tank. It consumes 860uW from a 0.9V supply in 40nm CMOS process technology.","PeriodicalId":325602,"journal":{"name":"2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","volume":"19 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2022-10-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126709302","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
A Broadband 20W GaN High Power Amplifier for Ku-band satellite communication ku波段卫星通信用宽带20W氮化镓大功率放大器
Yujie Liu, Zhilong Xiao, Shiquan Zhu, Huanpeng Wanq, Shuman Mao, Qingzhi Wu, R. Xu, B. Yan, Yuehang Xu
{"title":"A Broadband 20W GaN High Power Amplifier for Ku-band satellite communication","authors":"Yujie Liu, Zhilong Xiao, Shiquan Zhu, Huanpeng Wanq, Shuman Mao, Qingzhi Wu, R. Xu, B. Yan, Yuehang Xu","doi":"10.1109/ICTA56932.2022.9963108","DOIUrl":"https://doi.org/10.1109/ICTA56932.2022.9963108","url":null,"abstract":"A Ku-band high power amplifier (HPA) is designed based on the 0.15µm GaN HEMT process. To improve the power added efficiency and gain, a high gate-width drive ratio of 1:6:38.4 is selected for a three-stage topology. Multi-order Chebyshev impedance transformers are used for realizing this high impedance transformation ratio match networks. Meanwhile, a compact 8-way power combining network with low insertion loss is adopted to improve the output power and power added efficiency. The measured results under continuous wave (CW) show that the small signal gain exceeds 30 dB over 13–17 GHz, and the input return loss (IRL) is better than -11dB. The output power is between 42–44 dBm and the power-added efficiency (PAE) is more than 30%. The chip size is 2.6 mm×4.3mm.","PeriodicalId":325602,"journal":{"name":"2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","volume":"40 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2022-10-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131472667","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Long Short-Term Memory Networks for Behavioral Modeling of A GaN Sequential Power Amplifier 用于GaN顺序功率放大器行为建模的长短期记忆网络
Peng Chen, Yucheng Yu, Chao Yu
{"title":"Long Short-Term Memory Networks for Behavioral Modeling of A GaN Sequential Power Amplifier","authors":"Peng Chen, Yucheng Yu, Chao Yu","doi":"10.1109/ICTA56932.2022.9963111","DOIUrl":"https://doi.org/10.1109/ICTA56932.2022.9963111","url":null,"abstract":"this paper investigates wideband behavioral modeling of Gallium Nitride (GaN) power amplifiers (PAs) using long short-term memory (LSTM) networks. Due to the memory mechanisms used in LSTM networks, they have the capability of accurately capturing both the short term and long term memory effects presenting in GaN PAs. The LSTM network-based model is verified experimentally on a GaN sequential power amplifier (SPA) under wideband multi-channel modulated signals, with showing good alignment between the modeled and measured data.","PeriodicalId":325602,"journal":{"name":"2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","volume":"19 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2022-10-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130358806","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Strain-regulated flexible molecular sensors enabled by 2D PtTe2 二维PtTe2实现应变调节柔性分子传感器
Zhehan Wang, Dingxuan Kang, Jiayi Chen, Xiao Xu, Xu Jing, Li Tao
{"title":"Strain-regulated flexible molecular sensors enabled by 2D PtTe2","authors":"Zhehan Wang, Dingxuan Kang, Jiayi Chen, Xiao Xu, Xu Jing, Li Tao","doi":"10.1109/ICTA56932.2022.9962986","DOIUrl":"https://doi.org/10.1109/ICTA56932.2022.9962986","url":null,"abstract":"Two-dimensional transition metal dichalcogenide (TMDs) holds great promise for future wearable technologies. The large-scale synthesis of TMDs and the investigation of their molecular sensing properties are current research hotspots. Herein, we construct flexible PtTe2 molecular sensors directly on polyimide, followed by the exploration on ammonia sensing properties and stability under strain. The sensor shows an excellent ammonia response of 0.4% ppm-1surpassing most reported semimetal-based sensors. In-situ sensing testing reveals 500% enhancement in response after controlled strain engineering, which suggests the potential to expand limit of detection and linearity range.","PeriodicalId":325602,"journal":{"name":"2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","volume":"27 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2022-10-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116616794","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
TEDOP: A Tiny Event-Driven Neural Network Hardware Core Enabling On-Chip Spike-Driven Synaptic Plasticity TEDOP:一个微小的事件驱动的神经网络硬件核心,使芯片上的峰值驱动的突触可塑性
Cona Shi, Sihao Chen, Haibina Wana, Zhenaaina Zhona, P. Li, Junxian He, Tengxiao Wang, Jianyi Yu, Min Tian
{"title":"TEDOP: A Tiny Event-Driven Neural Network Hardware Core Enabling On-Chip Spike-Driven Synaptic Plasticity","authors":"Cona Shi, Sihao Chen, Haibina Wana, Zhenaaina Zhona, P. Li, Junxian He, Tengxiao Wang, Jianyi Yu, Min Tian","doi":"10.1109/ICTA56932.2022.9963064","DOIUrl":"https://doi.org/10.1109/ICTA56932.2022.9963064","url":null,"abstract":"For edge intelligent applications, this work proposes a tiny neuromorphic hardware core embedding high-speed on-chip synaptic plasticity, by adopting the proposed Temporal-Integrate neuron model and a simplified supervised spike-driven synaptic plasticity rule for on-chip learning. The proposed hardware core was prototyped on a very-low-cost Zybo Zynq-7010 FPGA device, and attained comparably high classification accuracies on many datasets (e.g. 90.4% on MNIST), with a learning and inference speed as high as 11,268 and 11,749 f $r$ ame/s, respectively, while dissipating only 39 mW power under a 250 MHz clock frequency.","PeriodicalId":325602,"journal":{"name":"2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","volume":"25 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2022-10-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132153725","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
An Analytical Model for doping effect in charge-plasma-based TFET 基于电荷等离子体的TFET中掺杂效应的解析模型
Wenbo Li, Qian Xie, Zheng Wang
{"title":"An Analytical Model for doping effect in charge-plasma-based TFET","authors":"Wenbo Li, Qian Xie, Zheng Wang","doi":"10.1109/ICTA56932.2022.9963082","DOIUrl":"https://doi.org/10.1109/ICTA56932.2022.9963082","url":null,"abstract":"In this paper, an analytical model for electrostatic doping effect in the charge-plasma-based TFET (CP-TFET) is proposed by solving Poisson's equation incorporating the mobile charge term. Closed forms of vertical potential and electrostatic doping concentration in CP-TFETs are developed. Meanwhile, the impacts of the electrode work functions and substrate thicknesses on them are analyzed. This predicted electrostatic doping concentration agrees well with the Sentaurus TCAD simulation results of the CP-TFET.","PeriodicalId":325602,"journal":{"name":"2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","volume":"16 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2022-10-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116310569","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
A Current Domain Computing-in-Memory SRAM Macro with Hybrid IAF-SAR ADC for Signal Margin Enhancement 基于混合IAF-SAR ADC的当前域内存计算SRAM宏增强信号裕度
Tianqi Xu, Shumeng Li, Fukun Su, Xian Tang
{"title":"A Current Domain Computing-in-Memory SRAM Macro with Hybrid IAF-SAR ADC for Signal Margin Enhancement","authors":"Tianqi Xu, Shumeng Li, Fukun Su, Xian Tang","doi":"10.1109/ICTA56932.2022.9963070","DOIUrl":"https://doi.org/10.1109/ICTA56932.2022.9963070","url":null,"abstract":"This paper presents a computing-in-memory (CIM) SRAM macro utilizing current domain computing for multiply-and-accumulate (MAC) operations. A 32x64 8T bitcell array is used to store the weight data. This design adopts the modulated word line pulse-width method to convert 4-bit digital input data to analog domain. The MAC operation of weight and input data is accomplished through bitwise multiplication and the result is transformed to current which accumulates on the reading bit line (RBL). In order to improve the signal margin without sacrificing the readout precision, a hybrid integrate-and-fire (IAF)-SAR ADC is proposed to convert the computing result into digital domain. The presented design is implemented in a standard 65nm CMOS process and simulation results indicate the proposed 32x64 CIM macro achieves energy efficiency of 18.76 TOPS/W and peak throughput of 10.24 GOPS with 4-bit inputs and 4-bit weights.","PeriodicalId":325602,"journal":{"name":"2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","volume":"4 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2022-10-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128581818","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信