Proceedings Euromicro Symposium on Digital Systems Design最新文献_第5页

Reconfigurable computing at Xilinx 赛灵思的可重构计算

Proceedings Euromicro Symposium on Digital Systems Design Pub Date : 2001-09-04 DOI: 10.1109/DSD.2001.952124

S. Guccione

{"title":"Reconfigurable computing at Xilinx","authors":"S. Guccione","doi":"10.1109/DSD.2001.952124","DOIUrl":"https://doi.org/10.1109/DSD.2001.952124","url":null,"abstract":"Summary form only givem, as follows. In the last decade and a half, Field Programmable Gate Arrays (FPGAs) have grown from simple devices with a few hundred programmable logic gates to densities beyond one million gates. This growth in density has led to an ever-expanding area of application for these devices. From their early use as simple interface or \"glue\" logic, FPGAs have moved on to become popular platforms for implementing system bus interfaces, including industry standards such as PCI. As device density has surpassed one million gates, FPGA co-processing in data-intensive applications such as Digital Signal Processing (DSP) and networking has become commonplace. The recent announcement of the Virtex II FPGA+CPU device from Xilinx, as well as similar announcements from other vendors, indicate that the trend toward single chip FPGA+CPU processing will continue. And with ten million gate devices under development, it is expected that more system functionality, including more general purpose processing, will continue to migrate into the FPGA. While much of this type of coprocessing can also be accomplished with fixed Application Specific Integrated Circuit (ASIC) hardware, the ability to reprogram FPGA devices, even in system, opens up new opportunities for system design. Reconfigurable logic provides new methods for increasing performance, decreasing power consumption and increasing system functionality. Along with these new benefits come challenges, particularly in the area of software design tools. Tools such as Xilinx's JBits point the way toward providing a single unified environment for programming CPUs, configuring and reconfiguring hardware resources and providing integrated debug support for the single chip reconfigurable systems of the future.","PeriodicalId":285358,"journal":{"name":"Proceedings Euromicro Symposium on Digital Systems Design","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2001-09-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131223744","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 13

Test generation and fault simulation methods on the basis of cubic algebra for digital devices 基于三次代数的数字器件测试生成与故障仿真方法

Proceedings Euromicro Symposium on Digital Systems Design Pub Date : 2001-09-04 DOI: 10.1109/DSD.2001.952286

V. Hahanov, A. Babich

引用次数: 11

Architectural design of a fast floating-point multiplication-add fused unit using signed-digit addition 使用符号数位加法的快速浮点乘加融合单元的架构设计

Proceedings Euromicro Symposium on Digital Systems Design Pub Date : 2001-09-04 DOI: 10.1109/DSD.2001.952324

Chichyang Chen, Liang-An Chen, Jih-Ren Cheng

引用次数: 22

An improved input-output encoding approach for functional decomposition 一种改进的函数分解输入输出编码方法

Proceedings Euromicro Symposium on Digital Systems Design Pub Date : 2001-09-04 DOI: 10.1109/DSD.2001.952260

M. Venkatesan

引用次数: 5

An approach to minimization of decision diagrams 决策图的最小化方法

Proceedings Euromicro Symposium on Digital Systems Design Pub Date : 2001-09-04 DOI: 10.1109/DSD.2001.952121

P. Kerntopf

引用次数: 6

Practical aspects of logic synthesis based on functional decomposition 基于功能分解的逻辑综合的实用方面

Proceedings Euromicro Symposium on Digital Systems Design Pub Date : 2001-09-04 DOI: 10.1109/DSD.2001.952115

M. Rawski, Rafal Rzechowski, Z. Jachna, I. Brzozowski

引用次数: 2

An implementation of an embedded microprocessor core with support for executing byte compiled Java code 支持执行字节编译Java代码的嵌入式微处理器内核的实现

Proceedings Euromicro Symposium on Digital Systems Design Pub Date : 2001-09-04 DOI: 10.1109/DSD.2001.952346

Øyvind Strøm, E. Aas

引用次数: 3

A multi-lingual synthesis and verification environment 多语言合成和验证环境

Proceedings Euromicro Symposium on Digital Systems Design Pub Date : 2001-09-04 DOI: 10.1109/DSD.2001.952111

G. Economakos, S. Stergiou, G. Papakonstantinou, Vassilios Zoukos

引用次数: 0

Interconnect-driven short-circuit power modeling 互连驱动的短路电源建模

Proceedings Euromicro Symposium on Digital Systems Design Pub Date : 2001-09-04 DOI: 10.1109/DSD.2001.952353

D. Eckerbert, P. Larsson-Edefors

引用次数: 13

A multiple context reconfigurable functional unit 一个多上下文可重构的功能单元

Proceedings Euromicro Symposium on Digital Systems Design Pub Date : 2001-09-04 DOI: 10.1109/DSD.2001.952364

Michael C. Miller, D. Tabak

引用次数: 1