A multiple context reconfigurable functional unit

Abstract

A design for a reconfigurable functional unit, based on dynamically programmable gate arrays, is proposed. The design provides multiple concurrent configuration contexts for the purpose of supporting multiple execution streams. A discussion of the impact of the reconfigurable functional unit on each processor pipeline stage is presented. The proposed design is simulated and the system performance is compared to other designs.