Proceedings of APCCAS'94 - 1994 Asia Pacific Conference on Circuits and Systems最新文献_第9页

Object-oriented video coding algorithm for very low bit-rate system 面向对象的极低比特率系统视频编码算法

Proceedings of APCCAS'94 - 1994 Asia Pacific Conference on Circuits and Systems Pub Date : 1994-12-05 DOI: 10.1109/APCCAS.1994.514622

Liang-Gee Chen, You-Ming Chiu, T. Chiueh, H. Jong

引用次数: 7

A new concept of a Gm tuning circuit for voltage- or current-controlled transconductance circuits 一种用于电压或电流控制跨导电路的Gm调谐电路的新概念

Proceedings of APCCAS'94 - 1994 Asia Pacific Conference on Circuits and Systems Pub Date : 1994-12-05 DOI: 10.1109/APCCAS.1994.514616

A. Hyogo, K. Sekine

引用次数: 0

Fast inverters and dividers for finite field GF(2/sup m/) 有限域GF(2/sup m/)快速逆变器和分频器

Proceedings of APCCAS'94 - 1994 Asia Pacific Conference on Circuits and Systems Pub Date : 1994-12-05 DOI: 10.1109/APCCAS.1994.514550

Y. Horng, Shyue-Win Wei

引用次数: 7

Optical fiber digital picture code and supervisory signal transmission system 光纤数字图像编码与监控信号传输系统

Proceedings of APCCAS'94 - 1994 Asia Pacific Conference on Circuits and Systems Pub Date : 1994-12-05 DOI: 10.1109/APCCAS.1994.514575

H. Asada, H. Ikeda, H. Yoshida

引用次数: 6

Channel noise filtering for subband image coding using vector quantization 信道噪声滤波的子带图像编码使用矢量量化

Proceedings of APCCAS'94 - 1994 Asia Pacific Conference on Circuits and Systems Pub Date : 1994-12-05 DOI: 10.1109/APCCAS.1994.514625

C. Kuo, J. H. Leu

引用次数: 0

BTC image coding with visual patterns BTC图像编码与视觉模式

Proceedings of APCCAS'94 - 1994 Asia Pacific Conference on Circuits and Systems Pub Date : 1994-12-05 DOI: 10.1109/APCCAS.1994.514628

Tuk Po Chun, B. Zeng, M. L. Liou

引用次数: 4

Modeling, simulation and layout synthesis for giga scale CMOS VLSI 千兆级CMOS VLSI的建模、仿真与布局综合

Proceedings of APCCAS'94 - 1994 Asia Pacific Conference on Circuits and Systems Pub Date : 1994-12-05 DOI: 10.1109/APCCAS.1994.514591

S. Kang

{"title":"Modeling, simulation and layout synthesis for giga scale CMOS VLSI","authors":"S. Kang","doi":"10.1109/APCCAS.1994.514591","DOIUrl":"https://doi.org/10.1109/APCCAS.1994.514591","url":null,"abstract":"Summary form only given, as follows. With continuing proliferation of CMOS technology, we are approaching the era of giga-scale VLSI integration with lower power requirement. It would not be surprising to any member of the VLSI community that the validity of many CAD models become obsolete in the deep submicron technology. Also, the required chip complexity increases faster than what designers can afford in even shorter design cycle time. In order to manage the design complexity and contain the increase in the design effort of VLSI chips, it is critically important to fully automate the layout of VLSI circuits in a manner the finished layout meets all the design objectives such as timing, area, reliability constraints with high yield. Here the author considers new MOS models for deep submicron technologies, fast and accurate simulation techniques for VLSI circuits, MOS reliability modeling and diagnosis, and timing-driven layout CMOS synthesis techniques. FPGA, standard cells based design and full custom design cases are considered. For FPGA, timing-driven partitioning is considered along with new CAD tool development trends. For standard cells based design, gate sizing techniques for meeting timing and low-power constraints with minimum area are discussed. For full custom design, an integrated environment for compact layout platforms, triple metal routing techniques and transistor sizing algorithms is discussed.","PeriodicalId":231368,"journal":{"name":"Proceedings of APCCAS'94 - 1994 Asia Pacific Conference on Circuits and Systems","volume":"40 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1994-12-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123697295","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 0

Design of inverse DCT unit and motion compensator for MPEG2 HDTV decoding MPEG2高清电视解码反DCT单元及运动补偿器的设计

Proceedings of APCCAS'94 - 1994 Asia Pacific Conference on Circuits and Systems Pub Date : 1994-12-05 DOI: 10.1109/APCCAS.1994.514621

T. Onoye, Y. Morimoto, T. Masaki, I. Shirakawa

引用次数: 1

A VLSI circuit extractor with a parallel algorithm 基于并行算法的VLSI电路提取器

Proceedings of APCCAS'94 - 1994 Asia Pacific Conference on Circuits and Systems Pub Date : 1994-12-05 DOI: 10.1109/APCCAS.1994.514567

K. Yoon, Doo-Bok Lee, P. K. Rhee, S. Han, S.J. Park

引用次数: 0

A versatile current-mode biquad using operational amplifiers 使用运算放大器的通用电流模式双路电路

Proceedings of APCCAS'94 - 1994 Asia Pacific Conference on Circuits and Systems Pub Date : 1994-12-05 DOI: 10.1109/APCCAS.1994.514618

Y. Shiwen, S. Tsuiki, M. Ishida, Y. Fukui

引用次数: 0