Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)最新文献

筛选
英文 中文
A design methodology for integrating IP into SOC systems 将IP集成到SOC系统中的设计方法
P. Coussy, A. Baganne, E. Martin
{"title":"A design methodology for integrating IP into SOC systems","authors":"P. Coussy, A. Baganne, E. Martin","doi":"10.1109/CICC.2002.1012825","DOIUrl":"https://doi.org/10.1109/CICC.2002.1012825","url":null,"abstract":"Successful integration of IP/VC blocks requires a set of views that provides the appropriate information for each IP block through the design flow for an IP-integration system. In this paper, we present a methodology of IP integration in a system-on a chip (SOC) design, that exploits both IP designer and SOC integrator constraints. First, we describe a method to extract and specify IP functional and timing constraints (I/O sequence transfer constraints) from the IP core. Second, we propose a modeling style of the integration constraints and a technique for merging them with IP constraints. This technique allows the specification and design of an optimized IP interface unit required for IP-Socketization. The synthesis output is synthesizable VHDL RT of the interface, a detailed bus-functional model of the IP core towards cosimulation.","PeriodicalId":209025,"journal":{"name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","volume":"58 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"133947423","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 17
A low-power W-CDMA demodulator using specially-designed micro-DSPs 采用特殊设计的微dsp的低功耗W-CDMA解调器
H. Igura, M. Hirata, J. Yamada, M. Yamashina, S. Ono
{"title":"A low-power W-CDMA demodulator using specially-designed micro-DSPs","authors":"H. Igura, M. Hirata, J. Yamada, M. Yamashina, S. Ono","doi":"10.1109/CICC.2002.1012855","DOIUrl":"https://doi.org/10.1109/CICC.2002.1012855","url":null,"abstract":"This paper presents the architecture of a demodulator developed for W-CDMA digital baseband processing. The demodulator features micro-DSPs specially designed for it and a variety of power-lowering and area-saving techniques such as detailed clock control, reduction of unnecessary signal transition and data compression. These features give the demodulator much lower power consumption and smaller size than a conventional one.","PeriodicalId":209025,"journal":{"name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","volume":"03 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127424308","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
The embedded SCR NMOS and low capacitance ESD protection device 嵌入式可控硅NMOS和低电容ESD保护装置
Jian-Hsing Lee, Yi-Hsun Wu, K. Peng, R. Chang, Talee Yu, T. Ong
{"title":"The embedded SCR NMOS and low capacitance ESD protection device","authors":"Jian-Hsing Lee, Yi-Hsun Wu, K. Peng, R. Chang, Talee Yu, T. Ong","doi":"10.1109/CICC.2002.1012774","DOIUrl":"https://doi.org/10.1109/CICC.2002.1012774","url":null,"abstract":"Inserting the n-well and p+ diffusion into the drain region of NMOS transistor, the embedded SCR NMOS (ESCR NMOS), without changing any DC I-V characteristics of NMOS, and a very low capacitance (/spl sim/50 fF) ESD protection (LCESD) device are developed successfully for output pad and input pad, respectively. In addition, a protection scheme, combining the power protection device and a n+ guard-ring, is proposed and proven to be capable of protecting four directions ESD zapping and without increasing the LCESD device capacitance.","PeriodicalId":209025,"journal":{"name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","volume":"70 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"133727184","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 21
A low power adaptive filter using dynamic reduced 2's-complement representation 一种低功耗自适应滤波器,采用动态减少2补码表示
Zhan Yu, Meng-Lin Yu, Kamran Azadet, A. Willson
{"title":"A low power adaptive filter using dynamic reduced 2's-complement representation","authors":"Zhan Yu, Meng-Lin Yu, Kamran Azadet, A. Willson","doi":"10.1109/CICC.2002.1012784","DOIUrl":"https://doi.org/10.1109/CICC.2002.1012784","url":null,"abstract":"We describe the IC implementation and testing of a low-power adaptive FIR filter. A new technique is used in its implementation, one that can be employed in other digital signal processing applications where input signals have large dynamic ranges. We propose the use of a reduced 2's complement signal representation to conditionally disable the internal signal transitions in the most-significant-bits of a data path. The key idea is to generate the signal representation dynamically according to the signal magnitude. The proposed technique retains all of the easy-to-implement properties of the widely-used 2's complement number representation and is particularly suitable for the implementation of arithmetic operations. Over a 32% power savings has been achieved in our adaptive filter application.","PeriodicalId":209025,"journal":{"name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","volume":"42 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115570145","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 9
A direct conversion receiver for the 3G WCDMA standard 用于3G WCDMA标准的直接转换接收器
R. Gharpurey, Naveen K. Yanduru, F. Dantoni, P. Litmanen, Guglielmo Sirna, Terry Mayhugh, Charles Lin, I. Deng, P. Fontaine, Fang Lin
{"title":"A direct conversion receiver for the 3G WCDMA standard","authors":"R. Gharpurey, Naveen K. Yanduru, F. Dantoni, P. Litmanen, Guglielmo Sirna, Terry Mayhugh, Charles Lin, I. Deng, P. Fontaine, Fang Lin","doi":"10.1109/CICC.2002.1012804","DOIUrl":"https://doi.org/10.1109/CICC.2002.1012804","url":null,"abstract":"A highly integrated direct-conversion receiver that satisfies requirements of the third generation Wideband Code Division Multiple Access (WCDMA) mobile phone standard is described. The receiver IC includes the front-end low-noise amplifier, down-conversion mixers, channel select filters, baseband variable gain amplifiers, and the entire frequency synthesizer, including the voltage controlled oscillator, buffers and phase-locked loop.","PeriodicalId":209025,"journal":{"name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124365088","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 35
Modeling and optimization of inductors with patterned ground shields for a high performance fully integrated switched tuning VCO 用于高性能全集成开关调谐压控振荡器的带图案地屏蔽电感器的建模和优化
F. Rotella, Jeff Zachan
{"title":"Modeling and optimization of inductors with patterned ground shields for a high performance fully integrated switched tuning VCO","authors":"F. Rotella, Jeff Zachan","doi":"10.1109/CICC.2002.1012801","DOIUrl":"https://doi.org/10.1109/CICC.2002.1012801","url":null,"abstract":"Pattern ground shield inductors have been shown to improve the performance of on-chip inductors by reducing the impact of the resistive substrate. This paper optimizes these inductors by separating the capacitive component and inductive component. The trade-offs are characterized and modeled. An optimized design is developed to improve the performance of a voltage controlled oscillator using a switched capacitor architecture.","PeriodicalId":209025,"journal":{"name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","volume":"18 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129342658","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 14
Integration and system design trends of ADSL analog front ends and hybrid line interfaces ADSL模拟前端和混合线路接口的集成与系统设计趋势
Sang-Soo Lee
{"title":"Integration and system design trends of ADSL analog front ends and hybrid line interfaces","authors":"Sang-Soo Lee","doi":"10.1109/CICC.2002.1012762","DOIUrl":"https://doi.org/10.1109/CICC.2002.1012762","url":null,"abstract":"System optimization of the Analog Front End (AFE) and hybrid line interface is a key contributor in achieving high data rate and long reach for Asymmetric Digital Subscriber Line (ADSL) modems. Following a brief review of the ADSL system, the basic building blocks in an AFE, analog line interface, and hybrid matching issues are introduced. Integration trends of a single-channel AFE and circuit design challenges for multi-channel AFE are then presented. Line driver technologies and line receiver design issues are discussed with emphasis on the tradeoff between noise and linearity. Finally, design challenges for a highly integrated ADSL modem chipset with minimal external components are addressed.","PeriodicalId":209025,"journal":{"name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","volume":"37 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132096218","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 12
A comprehensive study of energy dissipation in lossy transmission lines driven by CMOS inverters CMOS逆变器驱动损耗传输线能量耗散的综合研究
P. Heydari, S. Abbaspour, Massoud Pedram
{"title":"A comprehensive study of energy dissipation in lossy transmission lines driven by CMOS inverters","authors":"P. Heydari, S. Abbaspour, Massoud Pedram","doi":"10.1109/CICC.2002.1012895","DOIUrl":"https://doi.org/10.1109/CICC.2002.1012895","url":null,"abstract":"In this paper, new formulations for the energy dissipation of lossy transmission lines driven by CMOS inverters are provided, and a new performance metric for the energy optimization under the delay constraint is proposed. The energy formulations are obtained by using approximated expressions for the driving-point impedance of lossy coupled transmission lines which itself is derived by solving Telegrapher's equations. A comprehensive analysis of energy is performed for a wide variety range of the gate. aspect-ratios of the driving transistors. To accomplish this task, two stable circuits that are capable of modeling the transmission line for a broad range of frequencies are synthesized. Experimental results show that the energy calculated using these equivalent circuits are almost equal to the one calculated by solving the more complicated transmission line equations directly. Next, using a new performance metric the effect of geometrical variations of the interconnect and the driver on the energy optimization under the delay constraint is studied. The experimental results verify the accuracy of our models.","PeriodicalId":209025,"journal":{"name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","volume":"22 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132182036","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 12
A 2.5 Gbps CMOS optical receiver analog front-end 2.5 Gbps CMOS光接收机模拟前端
Wei-Zen Chen, Chao-Hsin Lu
{"title":"A 2.5 Gbps CMOS optical receiver analog front-end","authors":"Wei-Zen Chen, Chao-Hsin Lu","doi":"10.1109/CICC.2002.1012842","DOIUrl":"https://doi.org/10.1109/CICC.2002.1012842","url":null,"abstract":"A 3 V, single chip optical receiver analog front-end capable of operating at 2.5 Gbit/s is fabricated in a 0.35 /spl mu/m CMOS technology. The IC contains a transimpedance amplifier (TIA) with 54.5 dB/spl Omega/ conversion gain, f/sub -3 dB/ of 2.5 GHz, and a limiting amplifier with a conversion gain of 42 dB, f/sub -3 dB/ of 2.3 GHz. The TIA is DC coupled to the limiting amplifier. The measured eye diagram meets the OC-48 transition mask. Input referred noise current is about 800 nA.","PeriodicalId":209025,"journal":{"name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","volume":"17 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126893651","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 30
Piece-wise parabolic interpolation for direct digital frequency synthesis 直接数字频率合成的分段抛物线插值
A. Eltawil, B. Daneshrad
{"title":"Piece-wise parabolic interpolation for direct digital frequency synthesis","authors":"A. Eltawil, B. Daneshrad","doi":"10.1109/CICC.2002.1012856","DOIUrl":"https://doi.org/10.1109/CICC.2002.1012856","url":null,"abstract":"In this paper, a compact architecture and implementation for direct digital frequency synthesis (DDFS) is presented. It uses a smaller lookup table for sinusoidal functions compared to existing architectures. The computation of the sinusoidal values is performed by a parabolic interpolation structure, thus only interpolation coefficients need to be stored in the read-only memory (ROM). The ROM size is consistently less than 1 Kbit for SFDR values up to 85 dBc.","PeriodicalId":209025,"journal":{"name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","volume":"280 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121043746","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 10
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信