Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198)最新文献_第2页

Layout-based logic decomposition for timing optimization 基于布局的时序优化逻辑分解

Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198) Pub Date : 1999-01-18 DOI: 10.1109/ASPDAC.1999.760002

Yun-Yin Lian, Y. Lin

引用次数: 9

Balanced multi-level multi-way partitioning of large analog circuits for hierarchical symbolic analysis 用于分层符号分析的大型模拟电路的平衡多级多路划分

Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198) Pub Date : 1999-01-18 DOI: 10.1109/ASPDAC.1999.759572

S. Tan, C. Shi

引用次数: 4

An adaptive BIST to detect multiple stuck-open faults in CMOS circuits CMOS电路中多卡开故障的自适应自适应自适应检测方法

Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198) Pub Date : 1999-01-18 DOI: 10.1109/ASPDAC.1999.760015

H. Rahaman, D. K. Das, B. Bhattacharya

引用次数: 2

Thermal/mechanical design and design automation for packaging 热/机械设计和包装设计自动化

Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198) Pub Date : 1999-01-18 DOI: 10.1109/ASPDAC.1999.760046

R. Mahajan

引用次数: 0

Data path synthesis for BIST with low area overhead 低面积开销的BIST数据路径综合

Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198) Pub Date : 1999-01-18 DOI: 10.1109/ASPDAC.1999.760012

Xiaowei Li, P. Cheung

引用次数: 5

Low power CMOS off-chip drivers with slew-rate difference 具有回转速率差的低功耗CMOS片外驱动器

Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198) Pub Date : 1999-01-18 DOI: 10.1109/ASPDAC.1999.759987

Rung-Bin Lin, Jinq-Chang Chen

引用次数: 3

An efficient iterative improvement technique for VLSI circuit partitioning using hybrid bucket structures 基于混合桶结构的VLSI电路划分的有效迭代改进技术

Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198) Pub Date : 1999-01-18 DOI: 10.1109/ASPDAC.1999.759713

C. Eem, J. Chong

{"title":"An efficient iterative improvement technique for VLSI circuit partitioning using hybrid bucket structures","authors":"C. Eem, J. Chong","doi":"10.1109/ASPDAC.1999.759713","DOIUrl":"https://doi.org/10.1109/ASPDAC.1999.759713","url":null,"abstract":"In this paper, we present a fast and efficient iterative improvement partitioning (IIP) technique for VLSI circuits and hybrid bucket structures on its implementation. Due to their time efficiency, IIP algorithms are widely used in VLSI circuit partitioning. As the performance of these algorithms depends on choices of moving cells, various such methods have been proposed. In particular, the cluster-removal algorithm by S. Dutt significantly improved partition quality. We indicate the weaknesses of previous algorithms using a uniform method for the choice of cells during improvement. To solve this problem, we propose a new IIP technique that selects the method for choice of cells according to improvement status and presents hybrid bucket structures for easy implementation. The time complexity of the proposed algorithm is the same as the FM method, and the experimental results on ACM/SIGDA benchmark circuits show improvement up to 33-44%, 45-50% and 10-12% in cutsize over FM, LA-3 and CLIP respectively. Also with shorter CPU time, our technique outperforms Paraboli and MELO represented constructive partition methods by about 12% and 24%, respectively.","PeriodicalId":201352,"journal":{"name":"Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198)","volume":"32 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1999-01-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"133320812","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 4

Power consumption in XOR-based circuits 基于xor电路的功耗

Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198) Pub Date : 1999-01-18 DOI: 10.1109/ASPDAC.1999.760018

Y. Ye, K. Roy, R. Drechsler

引用次数: 17

Fast Boolean matching under permutation using representative 基于代表性的快速布尔置换匹配

Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198) Pub Date : 1999-01-18 DOI: 10.1109/ASPDAC.1999.760033

D. Debnath, Tsutomu Sasao

引用次数: 19

A single-chip CMOS CCD camera interface circuit with digitally controlled AGC 一种带有数字控制AGC的单片机CMOS CCD相机接口电路

Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198) Pub Date : 1999-01-18 DOI: 10.1109/ASPDAC.1999.759706

Jin-Kug Lee, D. Chang, Geun-Soon Kang, Seunghoon Lee

引用次数: 2