发布求助
文献互助 智能选刊 最新文献

2019 32nd Symposium on Integrated Circuits and Systems Design (SBCCI)最新文献

筛选
英文 中文
A FPGA Parameterizable Multi-Layer Architecture for CNNs cnn的FPGA可参数化多层架构
2019 32nd Symposium on Integrated Circuits and Systems Design (SBCCI) Pub Date : 2019-08-26 DOI: 10.1145/3338852.3339840
Guilherme Korol, F. Moraes
{"title":"A FPGA Parameterizable Multi-Layer Architecture for CNNs","authors":"Guilherme Korol, F. Moraes","doi":"10.1145/3338852.3339840","DOIUrl":"https://doi.org/10.1145/3338852.3339840","url":null,"abstract":"Advances in hardware platforms boosted the use of Convolutional Neural Networks (CNNs) to solve problems in several fields such as Computer Vision and Natural Language Processing. With the improvements of algorithms involved in learning and inferencing for CNNs, dedicated hardware architectures have been proposed with the goal to speed up the CNNs' performance. However, the CNNs' requirements in bandwidth and processing power challenge designers to create architectures fitted for ASICs and FPGAs. Embedded applications targeting IoT (including sensors and actuators), health devices, smartphones, and any other battery-powered device may benefit from CNNs. For that, the CNN design must follow a different path, where the cost function is a small area footprint and reduced power consumption. This paper is a step towards this goal, by proposing an architecture for the main modules of modern CNNs. The proposal uses as case-study the Alexnet CNN, targeting Xilinx FPGA devices. Compared to the literature, results show a reduction up to 9 times in the amount of required DSP modules.","PeriodicalId":184401,"journal":{"name":"2019 32nd Symposium on Integrated Circuits and Systems Design (SBCCI)","volume":"12 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-08-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121142777","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 5
A Custom Processor for an FPGA-based Platform for Automatic License Plate Recognition 基于fpga的车牌自动识别平台的自定义处理器
2019 32nd Symposium on Integrated Circuits and Systems Design (SBCCI) Pub Date : 2019-08-26 DOI: 10.1145/3338852.3339867
Guilherme A. M. Sborz, Guilherme A. Pohl, Felipe Viel, C. Zeferino
{"title":"A Custom Processor for an FPGA-based Platform for Automatic License Plate Recognition","authors":"Guilherme A. M. Sborz, Guilherme A. Pohl, Felipe Viel, C. Zeferino","doi":"10.1145/3338852.3339867","DOIUrl":"https://doi.org/10.1145/3338852.3339867","url":null,"abstract":"Automatic License Plate Recognition (ALPR) systems are used to identify a vehicle from an image that contains its plate. These systems have applications in a wide range of areas, such as toll payment, border control, and traffic surveillance. ALPR systems demand high computational power, especially for real-time applications. In this context, this paper describes the development of a custom processor designed to accelerate part of the processing of an FPGA-based ALPR system. This processor reduces the latency for computing the most expensive function of the ALPR system in almost 23 times, thus reducing the time necessary for detection of a vehicle plate.","PeriodicalId":184401,"journal":{"name":"2019 32nd Symposium on Integrated Circuits and Systems Design (SBCCI)","volume":"3 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-08-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121184802","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
PHICC: An Error Correction Code For Memory Devices PHICC:存储设备的错误纠正码
2019 32nd Symposium on Integrated Circuits and Systems Design (SBCCI) Pub Date : 2019-08-26 DOI: 10.1145/3338852.3339834
P. D. S. Magalhães, Otávio Alcântara le Lime, J. Silveira
{"title":"PHICC: An Error Correction Code For Memory Devices","authors":"P. D. S. Magalhães, Otávio Alcântara le Lime, J. Silveira","doi":"10.1145/3338852.3339834","DOIUrl":"https://doi.org/10.1145/3338852.3339834","url":null,"abstract":"With the evolution of technology in the microelectronics field, integrated circuits (ICs) have been developed with decreasing dimensions. Despite the advances provided by the scale reduction, the occurrence of Multiple Cell Upsets (MCUs) caused by interferences such as ionizing radiation, has become increasingly common. Error Correction Codes (ECCs) are capable of augmenting fault tolerance of computer systems, however, there must be balance between error correction effectiveness and silicon implementation costs. The purpose of this article is to present the Parity Hamming Interleaved Correction Code (PHICC), which consists of a code capable of correcting multiple transient errors in memory cells, with low implementation cost. The validation of the PHICC was performed through a comparative analysis of correction effectiveness, implementation costs, reliability and Mean Time to Failure (MTTF) with others ECCs. The results show that PHICC can maintain the reliability system for longer time, which makes it a strong candidate for use in critical applications.","PeriodicalId":184401,"journal":{"name":"2019 32nd Symposium on Integrated Circuits and Systems Design (SBCCI)","volume":"52 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-08-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115078691","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
An Innovative Strategy to Reduce Die Area of Robust OTA by using iMTGSPICE and Diamond Layout Style for MOSFETs 利用iMTGSPICE和菱形布局减小mosfet鲁棒OTA模具面积的创新策略
2019 32nd Symposium on Integrated Circuits and Systems Design (SBCCI) Pub Date : 2019-08-26 DOI: 10.1145/3338852.3339865
José Roberto Banin Júnior, R. A. L. Moreto, Gabriel Augusto da Silva, C. Thomaz, S. Gimenez
{"title":"An Innovative Strategy to Reduce Die Area of Robust OTA by using iMTGSPICE and Diamond Layout Style for MOSFETs","authors":"José Roberto Banin Júnior, R. A. L. Moreto, Gabriel Augusto da Silva, C. Thomaz, S. Gimenez","doi":"10.1145/3338852.3339865","DOIUrl":"https://doi.org/10.1145/3338852.3339865","url":null,"abstract":"This paper describes a pioneering design and optimization methodology that provides a remarkable die area reduction of robust analog Complementary Metal-Oxide-Semiconductor (CMOS) Integrated Circuits (ICs) by using a computational tool based on artificial intelligence (iMTGSPICE) and the Diamond layout style for MOSFETs. The validation of this innovative optimization strategy for analog CMOS ICs was made for an Operational Transconductance Amplifiers (OTA) by using 180 nm CMOS ICs technology. The main finding of this work reports a remarkable reduction of the total die area of a robust OTA around 30%, regarding the use of Diamond MOSFETs with alfa angles of 45° when compared to the one implemented with standard rectangular MOSFETs.","PeriodicalId":184401,"journal":{"name":"2019 32nd Symposium on Integrated Circuits and Systems Design (SBCCI)","volume":"42 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-08-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114161014","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 5
A comparison of Two Embedded Systems to Detect Electrical Disturbances using Decision Tree Algorithm 两种嵌入式系统用决策树算法检测电干扰的比较
2019 32nd Symposium on Integrated Circuits and Systems Design (SBCCI) Pub Date : 2019-08-26 DOI: 10.1145/3338852.3339878
R. Santos, E. Moreno, C. Estombelo-Montesco
{"title":"A comparison of Two Embedded Systems to Detect Electrical Disturbances using Decision Tree Algorithm","authors":"R. Santos, E. Moreno, C. Estombelo-Montesco","doi":"10.1145/3338852.3339878","DOIUrl":"https://doi.org/10.1145/3338852.3339878","url":null,"abstract":"The Electrical Power Quality (EPQ) is a relevant subject in the academic area because of its importance on real-world problems. The anomalies on an electrical network can cause strong losses in equipment and data. In this context, much effort has been made by many types of research approaches to get solutions for this kind of problem, seeking for better accuracy on the classification of the anomalies, or building a system to detect them. This paper, therefore, aims to compare two systems built to classify electrical disturbances even in noised environments. For this purpose, it was used a microprocessor system (Raspberry Pi3) and a micro-controller system (NodeMCU Amica), analyzing their time to classify the input signal. The microprocessor achieves better results (45.50ms against 267.10ms), with an accuracy of 97.96% in an ideal environment and 76.79% in a noisy environment (20dB of SNR) for both systems.","PeriodicalId":184401,"journal":{"name":"2019 32nd Symposium on Integrated Circuits and Systems Design (SBCCI)","volume":"8 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-08-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126352512","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 6
Design of a low power 10-bit 12MS/s asynchronous SAR ADC in 65nm CMOS 基于65nm CMOS的低功耗10位12MS/s异步SAR ADC设计
2019 32nd Symposium on Integrated Circuits and Systems Design (SBCCI) Pub Date : 2019-08-26 DOI: 10.1145/3338852.3339857
A. Campos, J. Navarro, M. Luppe
{"title":"Design of a low power 10-bit 12MS/s asynchronous SAR ADC in 65nm CMOS","authors":"A. Campos, J. Navarro, M. Luppe","doi":"10.1145/3338852.3339857","DOIUrl":"https://doi.org/10.1145/3338852.3339857","url":null,"abstract":"During the last decades we have witnessed the performance improvement and the aggressive growth of the complexity of integrated circuits (ICs). The progressive size reduction of transistors in recent technological nodes has allowed IC designers to perform analog tasks in the digital domain, increasing the demand for analog-to-digital converters (ADCs). This work presents the design and implementation of a low power successive approximation register analog-to-digital converter (SAR ADC) in a 65nm CMOS technology, suitable for low power frontend of wireless receivers with a flexible sampling rate up to 12 MS/s. At maximum sampling rate, the post-layout simulated circuit achieved an equivalent number of bits (ENOB) of 9.65 and a power consumption of $151.4mu mathrm{W}$, leading to a Figure of Merit of 15.8fJ/Conversion-step, inside an area of 0.074mm2.","PeriodicalId":184401,"journal":{"name":"2019 32nd Symposium on Integrated Circuits and Systems Design (SBCCI)","volume":"50 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-08-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128690827","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Interactive Evolutionary Approach to Reduce the Optimization Cycle Time of a Low Noise Amplifier 减少低噪声放大器优化周期的交互式进化方法
2019 32nd Symposium on Integrated Circuits and Systems Design (SBCCI) Pub Date : 2019-08-26 DOI: 10.1145/3338852.3339864
R. A. L. Moreto, Douglas Rocha, C. Thomaz, A. Mariano, S. Gimenez
{"title":"Interactive Evolutionary Approach to Reduce the Optimization Cycle Time of a Low Noise Amplifier","authors":"R. A. L. Moreto, Douglas Rocha, C. Thomaz, A. Mariano, S. Gimenez","doi":"10.1145/3338852.3339864","DOIUrl":"https://doi.org/10.1145/3338852.3339864","url":null,"abstract":"Nowadays, wireless communications at frequencies of gigahertz have an increasing demand due to the ever-increasing number of electronic devices that uses this type of communication. They are implemented by Radio Frequency (RF) circuits. However, the design of RF circuits is difficult, time-consuming and based on designer knowledge and experience. This work proposes an interactive evolutionary approach using the genetic algorithm, which is implemented in the in-house iMTGSPICE optimization tool, to perform the optimization process of a robust (corner and Monte Carlo analyses) Ultra Low-Power Low Noise Amplifier (LNA) dedicated to Wireless Sensor Networks (WSN), which is implemented in a 130 nm Bulk CMOS technology. We performed two experimental studies to optimize the LNA. The first one used the interactive approach of iMTGSPICE, which was monitored and assisted by a beginner designer during the optimization process. The second one used the conventional approach of iMTGSPICE (non-interactive), which was not assisted by a designer during the optimization process. The obtained results demonstrated that the interactive approach of iMTGSPICE performed the optimization process of the robust LNA around 94% faster (in approximately 20 minutes only) than the noninteractive evolutionary approach (in approximately 6 hours).","PeriodicalId":184401,"journal":{"name":"2019 32nd Symposium on Integrated Circuits and Systems Design (SBCCI)","volume":"28 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-08-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131194604","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Finding Optimal Qubit Permutations for IBM's Quantum Computer Architectures 寻找IBM量子计算机体系结构的最佳量子位排列
2019 32nd Symposium on Integrated Circuits and Systems Design (SBCCI) Pub Date : 2019-08-26 DOI: 10.1145/3338852.3339829
Alexandre A. A. de Almeida, G. Dueck, A. C. R. D. Silva
{"title":"Finding Optimal Qubit Permutations for IBM's Quantum Computer Architectures","authors":"Alexandre A. A. de Almeida, G. Dueck, A. C. R. D. Silva","doi":"10.1145/3338852.3339829","DOIUrl":"https://doi.org/10.1145/3338852.3339829","url":null,"abstract":"IBM offers quantum processors for Clifford+T circuits. The only restriction is that not all CNOT gates are implemented and must be substituted with alternate sequences of gates. Each CNOT has its own mapping with a respective cost. However, by permuting the qubits, the number of CNOT that need mappings can be reduced. The problem is to find a good permutation without an exhaustive search. In this paper we propose a solution for this problem. The permutation problem is formulated as an Integer Linear Programming (ILP) problem. Solving the ILP problem, the lowest cost permutation for the CNOT mappings is guaranteed. To test and validated the proposed formulation, quantum architectures with 5 and 16 qubits were used. The ILP formulation along with mapping techniques found circuits with up to 64% fewer gates than other approaches.","PeriodicalId":184401,"journal":{"name":"2019 32nd Symposium on Integrated Circuits and Systems Design (SBCCI)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-08-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131122557","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 14
An IR-UWB Pulse Generator using PAM Modulation with Adaptive PSD in 130nm CMOS Process 采用PAM调制和自适应PSD的130纳米CMOS工艺IR-UWB脉冲发生器
2019 32nd Symposium on Integrated Circuits and Systems Design (SBCCI) Pub Date : 2019-08-26 DOI: 10.1145/3338852.3339860
L. C. Moreira, J. F. Neto, Walter Silva Oliveira, Thiago Ferauche, G. Heck, Ney Laert Vilar Calazans, F. Moraes
{"title":"An IR-UWB Pulse Generator using PAM Modulation with Adaptive PSD in 130nm CMOS Process","authors":"L. C. Moreira, J. F. Neto, Walter Silva Oliveira, Thiago Ferauche, G. Heck, Ney Laert Vilar Calazans, F. Moraes","doi":"10.1145/3338852.3339860","DOIUrl":"https://doi.org/10.1145/3338852.3339860","url":null,"abstract":"This paper proposes an adaptive pulse generator using Pulse Amplitude Modulation (PAM). The circuit was implemented with eight Pulse Generator Units (PGUs) to produce up to eight monocycles per pulse. The number of monocycles per pulse is inversely proportional to the Power Spectrum Density (PSD) bandwidth in the Impulse Radio Ultra-Wide Band (IR-UWB). The complete circuit contains two pulse generator blocks, each one composed by eight PGUs to build a rectangular waveform at the output. The PGU has been implemented with Edge Combiners High (ECH) and Edge Combiners Low (ECL) to encode the information. Each Edge Combiner has a high impedance circuit that is selected by digital control signals. The circuit has been simulated, showing an output pulse amplitude of $approx 70mathrm{mV}$ for the high logic level and an amplitude of $approx 35mathrm{mV}$ for the low logic level, both at 100 MHz Pulse Repetition Frequency (PRF). This produces a mean pulse duration of $approx 270mathrm{ps}$, a mean central frequency of $approx 3.7mathrm{GHz}$ and a power consumption less than $0,22mu mathrm{W}$. The pulse generator block occupies an area of 0.54mm2.","PeriodicalId":184401,"journal":{"name":"2019 32nd Symposium on Integrated Circuits and Systems Design (SBCCI)","volume":"19 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-08-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122420202","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Hardware Implementation of a Shape Recognition Algorithm based on Invariant Moments 基于不变矩的形状识别算法的硬件实现
2019 32nd Symposium on Integrated Circuits and Systems Design (SBCCI) Pub Date : 2019-08-26 DOI: 10.1145/3338852.3339872
Clement Raffaitin, J. Romero, L. Prócel
{"title":"Hardware Implementation of a Shape Recognition Algorithm based on Invariant Moments","authors":"Clement Raffaitin, J. Romero, L. Prócel","doi":"10.1145/3338852.3339872","DOIUrl":"https://doi.org/10.1145/3338852.3339872","url":null,"abstract":"The present work shows the description of a simple fast shape detection algorithm and its implementation in hardware in a FPGA system. The detection algorithm is based on the concepts of Hús moments which are invariant to similarity transformations. The recognition algorithm is implemented by using a non-local means filter. The algorithm is implemented on a FPGA system by using a hardware description language. We present the different design stages of the algorithm implementation which is based on the finite state machine technique. This algorithm is able to recognize a target shape over a test image. Furthermore, this work, describes the advantages of the implementation in hardware, such as speed and parallelism in signal processing. Finally, we show some results of the implementation of this algorithm.","PeriodicalId":184401,"journal":{"name":"2019 32nd Symposium on Integrated Circuits and Systems Design (SBCCI)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-08-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124956415","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
首页 上一页 下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信