发布求助
文献互助 智能选刊 最新文献

2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)最新文献

筛选
英文 中文
75 – 105 GHz switching power amplifiers using high-breakdown, high-fmax multi-port stacked transistor topologies 采用高击穿、高fmax多端口堆叠晶体管拓扑结构的75 - 105 GHz开关功率放大器
2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC) Pub Date : 2016-05-22 DOI: 10.1109/RFIC.2016.7508312
K. Datta, H. Hashemi
{"title":"75 – 105 GHz switching power amplifiers using high-breakdown, high-fmax multi-port stacked transistor topologies","authors":"K. Datta, H. Hashemi","doi":"10.1109/RFIC.2016.7508312","DOIUrl":"https://doi.org/10.1109/RFIC.2016.7508312","url":null,"abstract":"High-breakdown, high-fmax multi-port transistor topologies are presented in this work for realizing high power, highly efficient mm-wave switching power amplifiers at 75-105 GHz. Implemented in a 90nm SiGe BiCMOS process, the proposed active structures comprising of two and three stacked transistors with integrated layout parasitics achieve (fmax, breakdown voltage) of (295 GHz, 8V) and (260 GHz, 11 V) respectively and demonstrate peak (output power, PAE) of (22 dBm, 19%) at 85 GHz and (23.3 dBm, 17%) at 83 GHz respectively. The implemented designs are benchmarked against a 88 GHz 19.5 dBm, 16% PAE W-band Class-E power amplifier using native transistor footprints fabricated in the same 90nm SiGe BiCMOS process. The superior performance of the composite transistor designs highlight the benefit of the proposed approach.","PeriodicalId":163595,"journal":{"name":"2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-05-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125374534","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 10
A wideband delta-sigma based closed-loop fully digital phase modulator in 45nm CMOS SOI 45纳米CMOS SOI中基于δ -sigma的宽带闭环全数字相位调制器
2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC) Pub Date : 2016-05-22 DOI: 10.1109/RFIC.2016.7508275
H. Gheidi, T. Nakatani, V. Leung, P. Asbeck
{"title":"A wideband delta-sigma based closed-loop fully digital phase modulator in 45nm CMOS SOI","authors":"H. Gheidi, T. Nakatani, V. Leung, P. Asbeck","doi":"10.1109/RFIC.2016.7508275","DOIUrl":"https://doi.org/10.1109/RFIC.2016.7508275","url":null,"abstract":"This paper presents a new architecture for an RF phase modulator that significantly improves the phase resolution. The modulator utilizes 32 variable delay elements in a delay lock loop (DLL) configuration to provide wideband 1-3GHz operation with coarse 5-bit resolution. A 5-bit multiplexer selects different taps of the DLL according to the baseband digital phase data to generate desired phase modulated signal at the output. A high speed 5-bit digital delta-sigma modulator is additionally used to compensate for the phase truncation occurring in the 5-bit DLL. The phase modulator IC is implemented in 45nm CMOS SOI and achieves <;2% rms EVM while achieving 55dB rejection of close-to-carrier emissions for an 8Mb/s GMSK signal at 2.3GHz, with power consumption below 35mW.","PeriodicalId":163595,"journal":{"name":"2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)","volume":"62 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-05-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124572675","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
A DC to 22GHz, 2W high power distributed amplifier using stacked FET topology with gate periphery tapering 一种直流至22GHz, 2W的高功率分布式放大器，采用栅极外围逐渐变细的堆叠FET拓扑
2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC) Pub Date : 2016-05-22 DOI: 10.1109/RFIC.2016.7508303
K. Fujii
{"title":"A DC to 22GHz, 2W high power distributed amplifier using stacked FET topology with gate periphery tapering","authors":"K. Fujii","doi":"10.1109/RFIC.2016.7508303","DOIUrl":"https://doi.org/10.1109/RFIC.2016.7508303","url":null,"abstract":"This paper describes a high power (2W) distributed amplifier (DA) MMIC. DA MMIC was fabricated using an Lg=0.25μm GaAs PHEMT process. DA MMIC contains an impedance transformer and heavily tapered gate periphery design for constant output power performance over 0.1 to 22GHz operational frequency. To obtain high voltage operation, the DA MMIC employed a three stacked FET topology. A 7-section DA demonstrated 2 W saturated output power and 12 dB small signal gain from 0.1 GHz to 22 GHz with peak output power of 3.5 W with power added efficiency (PAE) of 27%. Those test results exceeded recently reported GaN based power DA performance [4] with large margins.","PeriodicalId":163595,"journal":{"name":"2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)","volume":"34 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-05-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116918691","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 24
Low-power inductorless RF receiver front-end with IIP2 calibration through body bias control in 28nm UTBB FDSOI 通过28nm UTBB FDSOI体偏置控制，具有IIP2校准的低功率无电感射频接收器前端
2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC) Pub Date : 2016-05-22 DOI: 10.1109/RFIC.2016.7508257
D. Danilovic, V. Milovanovic, A. Cathelin, A. Vladimirescu, B. Nikolić
{"title":"Low-power inductorless RF receiver front-end with IIP2 calibration through body bias control in 28nm UTBB FDSOI","authors":"D. Danilovic, V. Milovanovic, A. Cathelin, A. Vladimirescu, B. Nikolić","doi":"10.1109/RFIC.2016.7508257","DOIUrl":"https://doi.org/10.1109/RFIC.2016.7508257","url":null,"abstract":"A compact energy-efficient receiver front-end designed and implemented in 28nm UTBB FDSOI CMOS supports in-device coexistence of Bluetooth (BT) with an LTE FDD Band 7 transmitter module. The receiver is based on an inductorless low-IF current-mode LNTA-first architecture and features IIP2 calibration. IIP2 improvement is implemented through the body bias of the passive mixer switching pairs. The fabricated receiver has an active area of 0.12mm2, power consumption of 4.4mW, achieves IIP2 improvement of over 25dB through body bias tuning, NF of 8.6dB and gain of 26.7dB, all within BT specification.","PeriodicalId":163595,"journal":{"name":"2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)","volume":"287 1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-05-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131888916","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 8
A 6 GS/s 9.5 bit pipelined folding-interpolating ADC with 7.3 ENOB and 52.7 dBc SFDR in the 2nd Nyquist band in 0.25 µm SiGe-BiCMOS 在0.25µm SiGe-BiCMOS中，在第2 Nyquist频段具有7.3 ENOB和52.7 dBc SFDR的6 GS/s 9.5位流水折叠插值ADC
2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC) Pub Date : 2016-05-22 DOI: 10.1109/RFIC.2016.7508239
M. Buck, M. Grozing, R. Bieg, J. Digel, X.-Q. Du, P. Thomas, M. Berroth, M. Epp, J. Rauscher, M. Schlumpp
{"title":"A 6 GS/s 9.5 bit pipelined folding-interpolating ADC with 7.3 ENOB and 52.7 dBc SFDR in the 2nd Nyquist band in 0.25 µm SiGe-BiCMOS","authors":"M. Buck, M. Grozing, R. Bieg, J. Digel, X.-Q. Du, P. Thomas, M. Berroth, M. Epp, J. Rauscher, M. Schlumpp","doi":"10.1109/RFIC.2016.7508239","DOIUrl":"https://doi.org/10.1109/RFIC.2016.7508239","url":null,"abstract":"A pipelined folding-interpolating ADC with a distributed quantizer is presented. The low-mismatch analog frontend provides for excellent SFDR and SNDR without calibration or digital post processing. The algorithm of the digital coder relaxes the requirements on the interface between analog core and digital coder. The single-core ADC achieves 7.3 ENOB and a SFDR of 52.7 dBc in the 2nd Nyquist band at 6 GS/s with an overall power consumption of 10.2 W.","PeriodicalId":163595,"journal":{"name":"2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)","volume":"35 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-05-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"117198031","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
A 19.2mW 1Gb/s secure proximity transceiver with ISI pre-correction and hysteresis energy detection 具有ISI预校正和迟滞能量检测的19.2mW 1Gb/s安全近距离收发器
2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC) Pub Date : 2016-05-22 DOI: 10.1109/RFIC.2016.7508254
Dang Liu, Xiaofeng Liu, W. Rhee, Zhihua Wang
{"title":"A 19.2mW 1Gb/s secure proximity transceiver with ISI pre-correction and hysteresis energy detection","authors":"Dang Liu, Xiaofeng Liu, W. Rhee, Zhihua Wang","doi":"10.1109/RFIC.2016.7508254","DOIUrl":"https://doi.org/10.1109/RFIC.2016.7508254","url":null,"abstract":"This paper presents a 1Gb/s 6.5-to-8.5GHz transceiver for secure proximity communication systems. A prototype transceiver implemented in 65nm CMOS achieves the maximum data rate of 1Gb/s with the sensitivity of -53dBm and the communication range of 15cm. Consuming only 19.2mW, the proposed ultra-wideband (UWB) transceiver enables future applications such as smartphone-mirrored high-resolution display systems which require low power mainly for the transmitter in the smartphone, thus making it possible to further improve the transceiver performance with the complex receiver in the display equipment.","PeriodicalId":163595,"journal":{"name":"2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)","volume":"23 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-05-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126203387","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 10
Experimental characterization of packaged switch devices for RF and millimeter-Wave applications 射频和毫米波应用的封装开关器件的实验特性
2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC) Pub Date : 2016-05-22 DOI: 10.1109/RFIC.2016.7508247
T. Dinh, P. Descamps, D. Pasquet, D. Lesenechal, S. Wane
{"title":"Experimental characterization of packaged switch devices for RF and millimeter-Wave applications","authors":"T. Dinh, P. Descamps, D. Pasquet, D. Lesenechal, S. Wane","doi":"10.1109/RFIC.2016.7508247","DOIUrl":"https://doi.org/10.1109/RFIC.2016.7508247","url":null,"abstract":"In this paper we present experimental characterization of packaged switch devices in terms of their RF attributes: isolation, insertion loss, power consumption, and linearity. Packaging and Board assembly significantly reduce their RF and mm-Wave performances. A broadband experimental setup is developed for the qualification of packaged switch devices accounting for deembedding effects both with on-board/on-package and on-chip probing. Module-based switch devices have been measured then, plastic molding, Si cap, and bonding wires have been sequentially removed to investigate their influences. Different challenges with packaged switch devices are identified and effective solutions are proposed for their qualification.","PeriodicalId":163595,"journal":{"name":"2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)","volume":"56 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-05-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131403908","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
160–310 GHz frequency doubler in 65-nm CMOS with 3-dBm peak output power for rotational spectroscopy 160-310 GHz的65纳米CMOS倍频器，峰值输出功率为3 dbm，用于旋转光谱
2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC) Pub Date : 2016-05-22 DOI: 10.1109/RFIC.2016.7508282
N. Sharma, W. Choi, K. O. Kenneth
{"title":"160–310 GHz frequency doubler in 65-nm CMOS with 3-dBm peak output power for rotational spectroscopy","authors":"N. Sharma, W. Choi, K. O. Kenneth","doi":"10.1109/RFIC.2016.7508282","DOIUrl":"https://doi.org/10.1109/RFIC.2016.7508282","url":null,"abstract":"A 160-310 GHz frequency doubler for rotational spectroscopy with a driver amplifier is demonstrated in a 65-nm bulk CMOS process. At 0-dBm input power, the measured output power (Pout) varies from 3 to -8 dBm. The wide operating range is attributed to wide bandwidth driver and matching structure based on broadband open and short leading to >40dB difference between fundamental and second harmonic power at the output. The doubler-amplifier combination has the comparable output power and a larger operating frequency range than 200-300 GHz COTS GaAs modules.","PeriodicalId":163595,"journal":{"name":"2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)","volume":"15 2","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-05-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"120852842","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 21
A 20dBm configurable linear CMOS RF power amplifier for multi-standard transmitters 20dBm可配置线性CMOS射频功率放大器，适用于多标准发射机
2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC) Pub Date : 2016-05-22 DOI: 10.1109/RFIC.2016.7508315
Eli Schwartz, S. Anderson, Alex Mostov, Ilya Sima, Udi Suissa, Ron Pongratz, Amit Ezer, A. Cohen, Michael Gulko, Nadav Snir, A. Elazari, A. Bauer
{"title":"A 20dBm configurable linear CMOS RF power amplifier for multi-standard transmitters","authors":"Eli Schwartz, S. Anderson, Alex Mostov, Ilya Sima, Udi Suissa, Ron Pongratz, Amit Ezer, A. Cohen, Michael Gulko, Nadav Snir, A. Elazari, A. Bauer","doi":"10.1109/RFIC.2016.7508315","DOIUrl":"https://doi.org/10.1109/RFIC.2016.7508315","url":null,"abstract":"A new approach to PA design in CMOS for 802.11ac that achieves -35dB EVM with output power higher than 100mW and EVM floor of -47dB is demonstrated. The PA is designed to be operated as part of a configurable RF front-end module and meets the requirements for various WiFi standards including 802.11ac.","PeriodicalId":163595,"journal":{"name":"2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-05-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130000301","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 7
A 200 MSPS reconfigurable ADC with adjacent channel narrowband blocker resiliency 具有相邻通道窄带阻塞器弹性的200 MSPS可重构ADC
2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC) Pub Date : 2016-05-22 DOI: 10.1109/RFIC.2016.7508321
Sushil Subramanian, H. Hashemi
{"title":"A 200 MSPS reconfigurable ADC with adjacent channel narrowband blocker resiliency","authors":"Sushil Subramanian, H. Hashemi","doi":"10.1109/RFIC.2016.7508321","DOIUrl":"https://doi.org/10.1109/RFIC.2016.7508321","url":null,"abstract":"A 200 MSPS reconfigurable and blocker resilient analog-to-digital converter (ADC) is presented. The system consists of a discrete-time lossy differentiator frontend and a 6-bit noise shaping, pipeline ADC backend, which enables tolerance of a <;3 MHz narrowband blocker up to 40 dB stronger than the desired signal. Filtering in the presence of the blocker improves quantization by an additional 3 bits to accommodate the desired signal. With lower blocker power, the system defaults to Nyquist performance and an additional reconfiguration switch enables a 3-6 MHz, ΔΣ ADC. The system is designed in a 65 nm CMOS technology, has a total chip area of 1040 μm × 920 μm, and consumes 6.37 mW of power. Enabling blocker resilience improves the figure-of-merit (FOM) of the system from 474 fJ/lvl to 158 fJ/lvl.","PeriodicalId":163595,"journal":{"name":"2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)","volume":"59 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-05-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"133798458","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
首页 上一页 下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信