21st International Conference on VLSI Design (VLSID 2008)最新文献

Memory Design and Advanced Semiconductor Technology 存储器设计与先进半导体技术

21st International Conference on VLSI Design (VLSID 2008) Pub Date : 2008-02-12 DOI: 10.1109/VLSI.2008.133

D. Harame, S. Iyer, J. Watts, R. Joshi, J. Barth

{"title":"Memory Design and Advanced Semiconductor Technology","authors":"D. Harame, S. Iyer, J. Watts, R. Joshi, J. Barth","doi":"10.1109/VLSI.2008.133","DOIUrl":"https://doi.org/10.1109/VLSI.2008.133","url":null,"abstract":"This tutorial will provide a bottom-up view of the changes in semiconductor memory design as we move into the nanometer regime. We begin by discussing the breakdown of scaling and the power problem. As innovation replaces classical scaling we investigate the use of stress engineering to improve device level performance. Technology challenges in lithography and interconnects are addressed. The consequences of innovation and scaling on RF/Analog characteristics must also be considered. The scaling of memory presents yet another challenge. We proceed to discuss the modeling of these effects for the circuit designer including discussion of the many new and traditional sources of variation. We describe how these are characterized how they can be controlled by layout rules and how the remaining variation can be describe in the model to enable Statistical Timing and other advanced circuit techniques. At the circuit level we consider in detail embedded DRAM and SRAM design for both bulk and SOI. We discuss the benefits and challenges of advanced technologies including methods for creating robust designs in the presence of manufacturing variation. We also discuss the design innovations required to utilize advanced technologies for overcoming the \"memory wall\", \"power wall\" and \"ILP wall\".","PeriodicalId":143886,"journal":{"name":"21st International Conference on VLSI Design (VLSID 2008)","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2008-02-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115719344","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 0

Efficient Linear Macromodeling via Discrete-Time Time-Domain Vector Fitting 基于离散时间时域向量拟合的高效线性宏建模

21st International Conference on VLSI Design (VLSID 2008) Pub Date : 2008-01-04 DOI: 10.1109/VLSI.2008.12

Chi-Un Lei, N. Wong

引用次数: 20

Architecture Exploration for Low Power Design 低功耗设计的建筑探索

21st International Conference on VLSI Design (VLSID 2008) Pub Date : 2008-01-04 DOI: 10.1109/VLSI.2008.132

V. Kathail, T. Miller

引用次数: 0

On the Use of Hash Tables for Efficient Analog Circuit Synthesis 哈希表在模拟电路合成中的应用

21st International Conference on VLSI Design (VLSID 2008) Pub Date : 2008-01-04 DOI: 10.1109/VLSI.2008.35

Almitra Pradhan, R. Vemuri

引用次数: 3

Power Management of Interactive 3D Games Using Frame Structures 使用框架结构的交互式3D游戏的电源管理

21st International Conference on VLSI Design (VLSID 2008) Pub Date : 2008-01-04 DOI: 10.1109/VLSI.2008.102

Yan Gu, S. Chakraborty

{"title":"Power Management of Interactive 3D Games Using Frame Structures","authors":"Yan Gu, S. Chakraborty","doi":"10.1109/VLSI.2008.102","DOIUrl":"https://doi.org/10.1109/VLSI.2008.102","url":null,"abstract":"We propose a novel dynamic voltage scaling (DVS) scheme that is specifically directed towards 3D graphics- intensive interactive game applications running on battery-operated portable devices. The key to this DVS scheme lies in parsing each game frame to estimate its rendering workload and then using such an estimate to scale the voltage/frequency of the underlying processor. The main novelty of this scheme stems from the fact that game frames offer a rich variety of \"structural\" information (e.g. number of brush and alias models, texture information and light maps) which can be exploited to estimate their processing workload. Although DVS has been extensively applied to video decoding applications, compressed video frames do not offer any information (beyond the frame types - I, B or P) that can be used in a similar manner to estimate their processing workload. As a result, DVS algorithms designed for video decoding mostly rely on control-theoretic feedback mechanisms, where the workload of a frame is predicted from the workloads of the previously-rendered frames. We show that compared to such history-based predictors, our proposed scheme performs significantly better for game applications. Our experimental results, based on the Quake II game engine running on Windows XP, show that for the same energy consumption our scheme results in more than 50% improvement in quality (measured in terms of number of frames meeting their deadlines) compared to history-based prediction schemes.","PeriodicalId":143886,"journal":{"name":"21st International Conference on VLSI Design (VLSID 2008)","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"2008-01-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123763146","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 35

Single Error Correcting Finite Field Multipliers Over GF(2m) GF(2m)上的单误差校正有限域乘法器

21st International Conference on VLSI Design (VLSID 2008) Pub Date : 2008-01-04 DOI: 10.1109/VLSI.2008.105

J. Mathew, C. Argyrides, A. Jabir, H. Rahaman, D. Pradhan

引用次数: 8

On Common-Mode Skewed-Load and Broadside Tests 关于共模偏载和舷侧试验

21st International Conference on VLSI Design (VLSID 2008) Pub Date : 2008-01-04 DOI: 10.1109/VLSI.2008.16

I. Pomeranz, S. Reddy, S. Kundu

引用次数: 0

Oversampling Analog-to-Digital Converter Design 过采样模数转换器设计

21st International Conference on VLSI Design (VLSID 2008) Pub Date : 2008-01-04 DOI: 10.1109/VLSI.2008.130

S. Pavan, N. Krishnapura

引用次数: 2

NBTI Degradation: A Problem or a Scare? NBTI退化:问题还是恐惧?

21st International Conference on VLSI Design (VLSID 2008) Pub Date : 2008-01-04 DOI: 10.1109/VLSI.2008.43

K. Saluja, Shriram Vijayakumar, Warin Sootkaneung, Xaingning Yang

引用次数: 35

An Elitist Non-Dominated Sorting Based Genetic Algorithm for Simultaneous Area and Wirelength Minimization in VLSI Floorplanning 基于精英非支配排序的超大规模集成电路平面规划中面积和长度同时最小化的遗传算法

21st International Conference on VLSI Design (VLSID 2008) Pub Date : 2008-01-04 DOI: 10.1109/VLSI.2008.97

Pradeep Fernando, S. Katkoori

引用次数: 25