Symposium 1989 on VLSI Circuits最新文献_第3页

Automatic gain control (AGC) circuit for high density BiCMOS SRAM 用于高密度BiCMOS SRAM的自动增益控制电路

Symposium 1989 on VLSI Circuits Pub Date : 1989-05-25 DOI: 10.1109/VLSIC.1989.1037494

H. Tran, P. Fung, D. Scott

引用次数: 2

An 8-bit 20 MS/s CMOS A/D converter with 59 mW power consumption 功耗为59 mW的8位20 MS/s CMOS A/D转换器

Symposium 1989 on VLSI Circuits Pub Date : 1989-05-25 DOI: 10.1109/VLSIC.1989.1037486

S. Hosotani, T. Miki, A. Maoda, N. Yazawa

{"title":"An 8-bit 20 MS/s CMOS A/D converter with 59 mW power consumption","authors":"S. Hosotani, T. Miki, A. Maoda, N. Yazawa","doi":"10.1109/VLSIC.1989.1037486","DOIUrl":"https://doi.org/10.1109/VLSIC.1989.1037486","url":null,"abstract":"(MSjs) CMOS AjD con verter with SO-mW power consumption has been integrated into an area of 2.09 mm X 2.15 mm. The characteristics of low power consumption and small chip area have been achieved by introducing a new architecture to a subranging AjD converter. In this architecture, both coarse and fine AjD conversions can be accomplished in a unique circuit. Consequently, a large number of comparators and processing circuits for comparison results have been removed from the conventional subranging AjD converter. This arch itecture has been realized by the introduction of a new chopper-type comparator with three input terminals. This comparator makes both coarse and fine comparisons by itself with its sample-and-hold function. The AjD converter has two 8-bit sub-AjD converters which employ this new archi tecture, and they are pipelined to improve thc conversion rate. The experimental results have shown good performances. Both the differential and the integral nonlinearity are less than ±O.S LSB at a 2O-MSjs sampling frequency. The effective resolution at 20-MSjs sampling fre quency is 7.4 bits at a 1.97-MHz input frequency and 6.7 bits at a 9.79-MHz input frequency. The AjD converter has been fabricated in a I-I'm CMOS technology.","PeriodicalId":136228,"journal":{"name":"Symposium 1989 on VLSI Circuits","volume":null,"pages":null},"PeriodicalIF":0.0,"publicationDate":"1989-05-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126696627","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 4

A self-timed dynamic sensing scheme for 5V only multi-Mb flash E/sup 2/PROMs 一种适用于5V多mb闪存/sup / prom的自定时动态传感方案

Symposium 1989 on VLSI Circuits Pub Date : 1989-05-25 DOI: 10.1109/VLSIC.1989.1037479

K. Kobayashi, T. Nakayama, M. Hayashikoshi, Y. Miyawaki, Y. Terada, H. Arima, T. Matsukawa, T. Yoshihara

引用次数: 3

A 26 dB, 1.2 GHz wideband GaAs MESFET variable gain amplifier 一个26db, 1.2 GHz宽带GaAs MESFET可变增益放大器

Symposium 1989 on VLSI Circuits Pub Date : 1989-05-25 DOI: 10.1109/VLSIC.1989.1037501

T. Spargo, A. Abidi

引用次数: 2

Programmable vector-matrix multipliers for artificial neural networks 用于人工神经网络的可编程向量矩阵乘法器

Symposium 1989 on VLSI Circuits Pub Date : 1989-05-25 DOI: 10.1109/VLSIC.1989.1037507

F. Kub, I. Mack, K. Moon

引用次数: 5

An eyperimental 1Mb cache DRAM with ECC 带有ECC的实验性1Mb缓存DRAM

Symposium 1989 on VLSI Circuits Pub Date : 1989-05-25 DOI: 10.1109/VLSIC.1989.1037481

M. Asakura, Y. Matsuda, H. Hidaka, Y. Tanaka, K. Fujishima, T. Yoshihara

引用次数: 9

Circuit design of a 9ns-HIT-delay 32K byte cache macro 延时9ns- hit的32K字节缓存宏的电路设计

Symposium 1989 on VLSI Circuits Pub Date : 1989-05-25 DOI: 10.1109/VLSIC.1989.1037482

K. Nogami, T. Sakurai, K. Sawada, K. Sakaue, Y. Miyazawa, S. Tanaka, Y. Hiruta, K. Katoh, T. Takayanagi, T. Shirotopi, Y. Itoh, M. Uchma, T. Hzuka

引用次数: 1

An /spl alpha/-immune, 2V supply voltage SRAM using polysilicon PMOS load cell 采用多晶硅PMOS负载传感器的一种/spl α /-免疫，2V供电电压SRAM

Symposium 1989 on VLSI Circuits Pub Date : 1989-05-25 DOI: 10.1109/VLSIC.1989.1037473

K. Ishibashi, T. Yamanaka, K. Shimohigashi

引用次数: 7

Improving bandwidth and error rate in flash converters 改进闪存转换器的带宽和错误率

Symposium 1989 on VLSI Circuits Pub Date : 1989-05-25 DOI: 10.1109/VLSIC.1989.1037485

C. Mangelsdorf

引用次数: 10

An 8 bit, 200 MHz BiCMOS comparator 一个8位，200兆赫BiCMOS比较器

Symposium 1989 on VLSI Circuits Pub Date : 1989-05-25 DOI: 10.1109/VLSIC.1989.1037489

P. Lim, B. Wooley

引用次数: 25