2007 IEEE Custom Integrated Circuits Conference最新文献_第6页

Standard Cell and Custom Circuit Optimization using Dummy Diffusions through STI Width Stress Effect Utilization 标准单元和定制电路优化使用假扩散通过STI宽度应力效应的利用

2007 IEEE Custom Integrated Circuits Conference Pub Date : 2007-09-01 DOI: 10.1109/CICC.2007.4405808

R. Topaloglu

{"title":"Standard Cell and Custom Circuit Optimization using Dummy Diffusions through STI Width Stress Effect Utilization","authors":"R. Topaloglu","doi":"10.1109/CICC.2007.4405808","DOIUrl":"https://doi.org/10.1109/CICC.2007.4405808","url":null,"abstract":"Starting at the 65 nm node, stress engineering to improve performance of transistors has been a major industry focus. An intrinsic stress source - shallow trench isolation - has not been fully utilized up to now for circuit performance improvement. In this paper, we present a new methodology that enables the exploitation of STI stress for performance improvement of standard cells and custom integrated circuits. We start with process simulation of a 65 nm STI technology, and generate mobility models for STI stress based on these simulations. Based on these models, we are able to perform STI stress-aware modeling and simulation using SPICE. We then present our optimization of STI stress in standard-cell and custom designs using active-layer (dummy) fill insertion to alter the STI widths. Circuit level experimental results are based on a miscellaneous ring oscillator, which is known to correlate well to silicon. Using a generic 65 nm cell library, we show that the STI-optimized designs provide up to 8% improvement in clock frequency. The frequency improvement through exploitation of STI stress comes at practically zero cost with respect to area and wire length.","PeriodicalId":130106,"journal":{"name":"2007 IEEE Custom Integrated Circuits Conference","volume":"28 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2007-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132372456","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 9

On IIP2 Improvement by Injecting DC Offset at the Mixer in a Wireless Receiver 在无线接收机混频器处注入直流偏置改善IIP2

2007 IEEE Custom Integrated Circuits Conference Pub Date : 2007-09-01 DOI: 10.1109/CICC.2007.4405818

I. Elahi, K. Muhammad

引用次数: 2

A 3.3-Gbps bit-serial block-interlaced min-sum LDPC decoder in 0.13-μm CMOS 基于0.13 μm CMOS的3.3 gbps位串行块交错最小和LDPC解码器

2007 IEEE Custom Integrated Circuits Conference Pub Date : 2007-09-01 DOI: 10.1109/CICC.2007.4405773

Ahmad Darabiha, A. C. Carusone, F. Kschischang

引用次数: 56

A New Spread Spectrum Clock Generator for SATA Using Double Modulation Schemes 一种新型双调制扩频时钟发生器

2007 IEEE Custom Integrated Circuits Conference Pub Date : 2007-09-01 DOI: 10.1109/CICC.2007.4405737

Yi-Bin Hsieh, Y. Kao

引用次数: 11

A 1V 4 GHz-and-10 GHz transformer-based dual-band quadrature VCO in 0.18 μm CMOS 基于1V 4ghz和10ghz变压器的0.18 μm CMOS双频正交压控振荡器

2007 IEEE Custom Integrated Circuits Conference Pub Date : 2007-09-01 DOI: 10.1109/CICC.2007.4405853

Sujiang Rong, H. Luong

引用次数: 25

A Synthesis-based Bandwidth Enhancing Technique for CML Buffers/Amplifiers 基于合成的CML缓冲/放大器带宽增强技术

2007 IEEE Custom Integrated Circuits Conference Pub Date : 2007-09-01 DOI: 10.1109/CICC.2007.4405775

Deyi Pi, Byung-Kwan Chun, P. Heydari

引用次数: 3

Temperature Sensor Design in a High Volume Manufacturing 65nm CMOS Digital Process 大批量制造65nm CMOS数字工艺中的温度传感器设计

2007 IEEE Custom Integrated Circuits Conference Pub Date : 2007-09-01 DOI: 10.1109/CICC.2007.4405718

D. Duarte, G. Geannopoulos, U. Mughal, Keng L. Wong, G. Taylor

引用次数: 55

ASIC Design and Verification in an FPGA Environment FPGA环境下的ASIC设计与验证

2007 IEEE Custom Integrated Circuits Conference Pub Date : 2007-09-01 DOI: 10.1109/CICC.2007.4405836

D. Markovic, Chen Chang, B. Richards, Hayden Kwok-Hay So, B. Nikolić, R. Brodersen

引用次数: 34

Automated Extraction of Model Parameters for Noise Coupling Analysis in Silicon Substrates 硅衬底噪声耦合分析模型参数的自动提取

2007 IEEE Custom Integrated Circuits Conference Pub Date : 2007-09-01 DOI: 10.1109/CICC.2007.4405862

B. Peterson, K. Mayaram, T. Fiez

引用次数: 3

An Accurate Scalable Compact Model for the Substrate Resistance of RF MOSFETs 射频mosfet基板电阻的精确可扩展紧凑模型

2007 IEEE Custom Integrated Circuits Conference Pub Date : 2007-09-01 DOI: 10.1109/CICC.2007.4405781

B. Parvais, S. Hu, M. Dehan, A. Mercha, S. Decoutere

引用次数: 12