2007 IEEE Custom Integrated Circuits Conference最新文献_第5页

PSP-Based Scalable MOS Varactor Model 基于psp的可扩展MOS变容管模型

2007 IEEE Custom Integrated Circuits Conference Pub Date : 2007-09-01 DOI: 10.1109/CICC.2007.4405780

J. Victory, Zeqin Zhu, Q. Zhou, Wei-Shan Wu, G. Gildenblat, Zhixin Yan, J. Cordovez, C. McAndrew, F. Anderson, J. Paasschens, R. V. Langevelde, P. Kolev, R. Cherne, C. Yao

引用次数: 13

A 10-Gb/s CMOS Serial-Link Receiver using Eye-Opening Monitoring for Adaptive Equalization and for Clock and Data Recovery 一种10gb /s CMOS串行链路接收机，用于自适应均衡和时钟和数据恢复

2007 IEEE Custom Integrated Circuits Conference Pub Date : 2007-09-01 DOI: 10.1109/CICC.2007.4405732

T. Suttorp, U. Langmann

引用次数: 13

On IIP2 Improvement by Injecting DC Offset at the Mixer in a Wireless Receiver 在无线接收机混频器处注入直流偏置改善IIP2

2007 IEEE Custom Integrated Circuits Conference Pub Date : 2007-09-01 DOI: 10.1109/CICC.2007.4405818

I. Elahi, K. Muhammad

引用次数: 2

Standard Cell and Custom Circuit Optimization using Dummy Diffusions through STI Width Stress Effect Utilization 标准单元和定制电路优化使用假扩散通过STI宽度应力效应的利用

2007 IEEE Custom Integrated Circuits Conference Pub Date : 2007-09-01 DOI: 10.1109/CICC.2007.4405808

R. Topaloglu

{"title":"Standard Cell and Custom Circuit Optimization using Dummy Diffusions through STI Width Stress Effect Utilization","authors":"R. Topaloglu","doi":"10.1109/CICC.2007.4405808","DOIUrl":"https://doi.org/10.1109/CICC.2007.4405808","url":null,"abstract":"Starting at the 65 nm node, stress engineering to improve performance of transistors has been a major industry focus. An intrinsic stress source - shallow trench isolation - has not been fully utilized up to now for circuit performance improvement. In this paper, we present a new methodology that enables the exploitation of STI stress for performance improvement of standard cells and custom integrated circuits. We start with process simulation of a 65 nm STI technology, and generate mobility models for STI stress based on these simulations. Based on these models, we are able to perform STI stress-aware modeling and simulation using SPICE. We then present our optimization of STI stress in standard-cell and custom designs using active-layer (dummy) fill insertion to alter the STI widths. Circuit level experimental results are based on a miscellaneous ring oscillator, which is known to correlate well to silicon. Using a generic 65 nm cell library, we show that the STI-optimized designs provide up to 8% improvement in clock frequency. The frequency improvement through exploitation of STI stress comes at practically zero cost with respect to area and wire length.","PeriodicalId":130106,"journal":{"name":"2007 IEEE Custom Integrated Circuits Conference","volume":"28 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2007-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132372456","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 9

A 1V 4 GHz-and-10 GHz transformer-based dual-band quadrature VCO in 0.18 μm CMOS 基于1V 4ghz和10ghz变压器的0.18 μm CMOS双频正交压控振荡器

2007 IEEE Custom Integrated Circuits Conference Pub Date : 2007-09-01 DOI: 10.1109/CICC.2007.4405853

Sujiang Rong, H. Luong

引用次数: 25

A 3.3-Gbps bit-serial block-interlaced min-sum LDPC decoder in 0.13-μm CMOS 基于0.13 μm CMOS的3.3 gbps位串行块交错最小和LDPC解码器

2007 IEEE Custom Integrated Circuits Conference Pub Date : 2007-09-01 DOI: 10.1109/CICC.2007.4405773

Ahmad Darabiha, A. C. Carusone, F. Kschischang

引用次数: 56

A 1.2-V CMOS Limiter / RSSI / Demodulator for Low-IF FSK Receiver 用于低中频FSK接收机的1.2 v CMOS限幅器/ RSSI /解调器

2007 IEEE Custom Integrated Circuits Conference Pub Date : 2007-09-01 DOI: 10.1109/CICC.2007.4405717

Yi-Chung Chen, Yi-Chang Wu, Po-Chiun Huang

引用次数: 28

A sub-pW timer using gate leakage for ultra low-power sub-Hz monitoring systems 一种用于超低功耗亚hz监测系统的栅极漏电亚pw定时器

2007 IEEE Custom Integrated Circuits Conference Pub Date : 2007-09-01 DOI: 10.1109/CICC.2007.4405761

Yu-Shiang Lin, D. Sylvester, D. Blaauw

引用次数: 90

Canary Replica Feedback for Near-DRV Standby VDD Scaling in a 90nm SRAM 90nm SRAM中近drv待机VDD缩放的金丝雀副本反馈

2007 IEEE Custom Integrated Circuits Conference Pub Date : 2007-09-01 DOI: 10.1109/CICC.2007.4405675

Jiajing Wang, B. Calhoun

引用次数: 42

Receiver Offset Cancellation in 90-nm PLD Integrated SERDES 90纳米PLD集成SERDES中的接收机偏移抵消

2007 IEEE Custom Integrated Circuits Conference Pub Date : 2007-09-01 DOI: 10.1109/CICC.2007.4405729

Simardeep Maangat, Toàn Nguyên, W. Wong, Sergey Shumarayev, T. Tran, T. Hoang, R. Cliff

引用次数: 0