发布求助
文献互助 智能选刊 最新文献

2015 IEEE International Memory Workshop (IMW)最新文献

筛选
英文 中文
An Analytical Model of eMMC Key Performance Indicators eMMC关键绩效指标分析模型
2015 IEEE International Memory Workshop (IMW) Pub Date : 2015-05-17 DOI: 10.1109/IMW.2015.7150276
P. Amato, D. Caraccio, E. Confalonieri, M. Sforzin
{"title":"An Analytical Model of eMMC Key Performance Indicators","authors":"P. Amato, D. Caraccio, E. Confalonieri, M. Sforzin","doi":"10.1109/IMW.2015.7150276","DOIUrl":"https://doi.org/10.1109/IMW.2015.7150276","url":null,"abstract":"Embedded Multi Media Card (eMMC) has become the mainstream embedded storage system for mobile devices like Smartphones and Tablets and it is gaining traction in other products (e.g. Wearables) and segments (e.g. Automotive). eMMC devices are complex embedded systems that include one or more Flash NAND chips and a microcontroller with a specific Firmware (FW). Estimating eMMC key performance indicators (KPIs) since the early stage of the product definition is paramount to identify potential gaps, and give prompt feedbacks to development teams. In this paper a sound theoretical framework for estimating eMMC system metrics is introduced. The mathematical model takes into account the most relevant architectural parameters of NANDs, microcontroller and FW.","PeriodicalId":107437,"journal":{"name":"2015 IEEE International Memory Workshop (IMW)","volume":"5 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-05-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"117101336","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 5
A Highly Reliable and Cost Effective 16nm Planar NAND Cell Technology 一种高可靠且低成本的16nm平面NAND电池技术
2015 IEEE International Memory Workshop (IMW) Pub Date : 2015-05-17 DOI: 10.1109/IMW.2015.7150269
William Kueber, G. Puzzilli, Niccolò Righetti, R. Basco, Lin Li, S. Beltrami, M. Bertuccio, E. Camozzi, David Daycock, Matthew King, Chris Larsen, Jeff Karpan, A. Goda, C. Roberts
{"title":"A Highly Reliable and Cost Effective 16nm Planar NAND Cell Technology","authors":"William Kueber, G. Puzzilli, Niccolò Righetti, R. Basco, Lin Li, S. Beltrami, M. Bertuccio, E. Camozzi, David Daycock, Matthew King, Chris Larsen, Jeff Karpan, A. Goda, C. Roberts","doi":"10.1109/IMW.2015.7150269","DOIUrl":"https://doi.org/10.1109/IMW.2015.7150269","url":null,"abstract":"A 2D 16nm planar NAND cell technology is described with good cell to cell interference and reliability that can be used in a wide variety of applications. This second generation planar cell uses a high-K dielectric stack and a thin poly floating gate to maintain the needed gate coupling ratio and reduce adjacent cell interference. The technology includes select gates with the same planar structure as the cell. This select gate architecture simplifies the manufacturing of this NAND technology.","PeriodicalId":107437,"journal":{"name":"2015 IEEE International Memory Workshop (IMW)","volume":"67 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-05-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116854097","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Application Driven SCM and NAND Flash Hybrid SSD Design for Data-Centric Computing System 应用驱动的单片机和NAND闪存混合SSD数据中心计算系统设计
2015 IEEE International Memory Workshop (IMW) Pub Date : 2015-05-17 DOI: 10.1109/IMW.2015.7150277
Shun Okamoto, Chao Sun, Shogo Hachiya, Tomoaki Yamada, Yusuke Saito, T. Iwasaki, K. Takeuchi
{"title":"Application Driven SCM and NAND Flash Hybrid SSD Design for Data-Centric Computing System","authors":"Shun Okamoto, Chao Sun, Shogo Hachiya, Tomoaki Yamada, Yusuke Saito, T. Iwasaki, K. Takeuchi","doi":"10.1109/IMW.2015.7150277","DOIUrl":"https://doi.org/10.1109/IMW.2015.7150277","url":null,"abstract":"In order to efficiently store, retrieve and process big data, the data-centric computing paradigm is adopted and an application-driven storage class memory (SCM)/NAND flash hybrid solid-state drive (SSD) is designed. SSD data management algorithms minimize data movement inside the storage system and the SSD system design parameter, SCM/NAND capacity ratio, is chosen depending on the application. Design guidelines are proposed, based on the evaluation of three SCM/NAND flash hybrid SSDs with: (1) write-back (WB) cache, (2) write-optimized data management (WO-DM) and (3) read-write balanced data management (RWB-DM) algorithms. The WO-DM algorithm achieves the highest SSD performance for write-intensive applications, whereas RWB-DM is most appropriate for read-hot (frequently accessed)-random workloads. As long as the workload is not read-cold-sequential or write-cold-sequential, adding SCM to the NAND SSD system is cost-effective to boost performance. Less than 10% SCM/NAND capacity ratios provides 10x speed, compared to the NAND flash-only SSD.","PeriodicalId":107437,"journal":{"name":"2015 IEEE International Memory Workshop (IMW)","volume":"43 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-05-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125735515","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 26
Bilayer Metal-Oxide CBRAM Technology for Improved Window Margin and Reliability 提高窗口裕度和可靠性的双层金属氧化物CBRAM技术
2015 IEEE International Memory Workshop (IMW) Pub Date : 2015-05-17 DOI: 10.1109/IMW.2015.7150278
M. Barci, G. Molas, A. Toffoli, M. Bernard, A. Roule, C. Cagli, J. Cluzel, E. Vianello, B. De Salvo, L. Perniola
{"title":"Bilayer Metal-Oxide CBRAM Technology for Improved Window Margin and Reliability","authors":"M. Barci, G. Molas, A. Toffoli, M. Bernard, A. Roule, C. Cagli, J. Cluzel, E. Vianello, B. De Salvo, L. Perniola","doi":"10.1109/IMW.2015.7150278","DOIUrl":"https://doi.org/10.1109/IMW.2015.7150278","url":null,"abstract":"In this paper, a detailed reliability analysis of metal-oxide CBRAM devices is presented. We demonstrated that the addition of a thin metal-oxide layer in the bottom of the memory stack significantly increases the ROFF and the memory window (more than 1 decade), with improved endurance performance. At the same time, high thermal stability was also achieved (window margin constant during more than 24 hours at 250°C). The origin of the window margin degradation during endurance is discussed and interpreted by means of a Trap Assisted Tunneling Model, putting in evidence the role of defect generation and Cu residual atoms in the resistive layer.","PeriodicalId":107437,"journal":{"name":"2015 IEEE International Memory Workshop (IMW)","volume":"57 6 Suppl 1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-05-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116517976","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 11
LDPC Soft Decoding with Reduced Power and Latency in 1X-2X NAND Flash-Based Solid State Drives 基于1X-2X NAND闪存的固态硬盘中具有低功耗和低延迟的LDPC软解码
2015 IEEE International Memory Workshop (IMW) Pub Date : 2015-05-17 DOI: 10.1109/IMW.2015.7150293
Lorenzo Zuolo, C. Zambelli, P. Olivo, R. Micheloni, A. Marelli
{"title":"LDPC Soft Decoding with Reduced Power and Latency in 1X-2X NAND Flash-Based Solid State Drives","authors":"Lorenzo Zuolo, C. Zambelli, P. Olivo, R. Micheloni, A. Marelli","doi":"10.1109/IMW.2015.7150293","DOIUrl":"https://doi.org/10.1109/IMW.2015.7150293","url":null,"abstract":"The reliability of the non-volatile NAND flash memories, measured in terms of Raw Bit Error Rate (RBER), is reaching critical levels for traditional error detection and correction. Therefore, to ensure data trustworthiness in nowadays NAND flash-based Solid State Drives, it becomes essential exploiting powerful correction algorithms such as the Low Density Parity Check (LDPC). However, the burdens of this approach materialize in an increased NAND flash power consumption due to the increased memory read latencies that translates in limited disk performance. In this work it is performed a comparison between a standard LDPC decoding approach based on hard and soft decisions and an optimized solution called LDPC NAND- Assisted Soft Decision. The simulation results on 2X, 1X and mid-1X MLC NAND flash-based Solid State Drives in terms of NAND flash I/O power consumption, disk read latencies and performance, favor the adoption of the presented solution.","PeriodicalId":107437,"journal":{"name":"2015 IEEE International Memory Workshop (IMW)","volume":"7 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-05-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"120949849","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 16
Memory Technologies for Neural Networks 神经网络的记忆技术
2015 IEEE International Memory Workshop (IMW) Pub Date : 2015-05-17 DOI: 10.1109/IMW.2015.7150295
F. Merrikh-Bayat, M. Prezioso, X. Guo, B. Hoskins, D. Strukov, K. Likharev
{"title":"Memory Technologies for Neural Networks","authors":"F. Merrikh-Bayat, M. Prezioso, X. Guo, B. Hoskins, D. Strukov, K. Likharev","doi":"10.1109/IMW.2015.7150295","DOIUrl":"https://doi.org/10.1109/IMW.2015.7150295","url":null,"abstract":"Synapses, the most numerous elements of neural networks, are memory devices. Similarly to traditional memory applications, device density is one of the most essential metrics for large-scale artificial neural networks. This application, however, imposes a number of additional requirements, such as the continuous change of the memory state, so that novel engineering approaches are required. In this paper, we briefly review our recent efforts at addressing these needs. We start by reviewing the CrossNet concept, which was conceived to address major challenges of artificial neural networks. We then discuss the recent progress toward CrossNet implementation, in particular the experimental results for simple networks with crossbar-integrated resistive switching (memristive) metal oxide devices. Finally, we review preliminary results on redesigning commercial-grade embedded NOR flash memories to enable individual cell tuning. While NOR flash memories are less dense then memristor crossbars, their technology is much more mature and ready for the development of large-scale neural networks.","PeriodicalId":107437,"journal":{"name":"2015 IEEE International Memory Workshop (IMW)","volume":"16 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-05-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127834894","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 13
Study on the Sub-Threshold Margin Characteristics of the Extremely Scaled 3-D DRAM Cell Transistors 超大尺寸三维DRAM单元晶体管亚阈值裕度特性研究
2015 IEEE International Memory Workshop (IMW) Pub Date : 2015-05-17 DOI: 10.1109/IMW.2015.7150305
Kyungkyu Min, I. Kwon, S.-H. Cho, Mikyung Kwon, T. Jang, Tae-Kyung Oh, Yong-Taik Kim, S. Cha, Sung-Kye Park, Sung-Joo Hong
{"title":"Study on the Sub-Threshold Margin Characteristics of the Extremely Scaled 3-D DRAM Cell Transistors","authors":"Kyungkyu Min, I. Kwon, S.-H. Cho, Mikyung Kwon, T. Jang, Tae-Kyung Oh, Yong-Taik Kim, S. Cha, Sung-Kye Park, Sung-Joo Hong","doi":"10.1109/IMW.2015.7150305","DOIUrl":"https://doi.org/10.1109/IMW.2015.7150305","url":null,"abstract":"This paper proposes an equivalent circuit model of 3-D DRAM cell transistors with recess gate and saddle fin structure for the first time. The model effectively characterize the sub-threshold and off margin behavior of the scaled DRAM cell transistor by considering the parasitic sub-channel and vertical transistor components into account. TCAD simulation and experimental data have confirmed the accuracy of the model. With the analysis made, we suggest a set of improvement method for the off margin characteristics engineering. These methods are believed to lead the continuous DRAM scaling, down to sub-10nm technology node.","PeriodicalId":107437,"journal":{"name":"2015 IEEE International Memory Workshop (IMW)","volume":"05 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-05-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127351719","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
Embedded Microcontroller Memories: Application Memory Usage 嵌入式微控制器存储器:应用程序内存使用
2015 IEEE International Memory Workshop (IMW) Pub Date : 2015-05-17 DOI: 10.1109/IMW.2015.7150284
T. Jew
{"title":"Embedded Microcontroller Memories: Application Memory Usage","authors":"T. Jew","doi":"10.1109/IMW.2015.7150284","DOIUrl":"https://doi.org/10.1109/IMW.2015.7150284","url":null,"abstract":"SRAM and flash are the basis of embedded memory subsystems used in microcontroller applications. Factors such as the application, connectivity, human interfaces, power, safety, and security drive a complex mix of SRAM and flash memory requirements in a microcontroller. This paper explores some of the aspects of the applications which drive how much embedded SRAM and flash memory are required as well as how these memories are embedded in a microcontroller.","PeriodicalId":107437,"journal":{"name":"2015 IEEE International Memory Workshop (IMW)","volume":"28 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-05-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126182588","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 7
A Bulk Planar SiGe Quantum-Well Based ZRAM with Low Vt Variability 低Vt变异性的体平面SiGe量子阱ZRAM
2015 IEEE International Memory Workshop (IMW) Pub Date : 2015-05-17 DOI: 10.1109/IMW.2015.7150268
S. Dutta, S. Mittal, S. Lodha, J. Schulze, U. Ganguly
{"title":"A Bulk Planar SiGe Quantum-Well Based ZRAM with Low Vt Variability","authors":"S. Dutta, S. Mittal, S. Lodha, J. Schulze, U. Ganguly","doi":"10.1109/IMW.2015.7150268","DOIUrl":"https://doi.org/10.1109/IMW.2015.7150268","url":null,"abstract":"A planar bulk ZRAM is attractive from a simplicity, cost and scalability perspective - compared to SOI or FinFET based designs. Alternatively, the highly doped p-channel bulk planar ZRAM with electrostatic potential well-based hole-storage is susceptible to random- dopant-fluctuation (RDF) induced VT variability. Here, we propose and evaluate a planar bulk ZRAM device with an intrinsic channel of Si/SiGe/Si hetero-structure epitaxially grown on an n+Si well. TCAD simulations show excellent performance of 660mV VT shift at +/-1.5V operation and IREAD difference of 45μA/μm. In terms of RDF based VT variability, a σVT of 12.8 mV is observed which is estimated to be a small fraction (~51×) of the estimate VT shift (660mV) and 6.47× lower compared to p-doped channel based ZRAM. Initial experiments on MOSCAP devices validate the hole-storage in the SiGe well with a 0.5V VT shift and an excellent read disturb (>1000s).","PeriodicalId":107437,"journal":{"name":"2015 IEEE International Memory Workshop (IMW)","volume":"26 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-05-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122284432","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
首页 上一页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信