2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)最新文献_第8页

On the design of an offset-PLL modulation loop for the EGSM band EGSM频段偏置锁相环调制环路的设计

2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512) Pub Date : 2004-05-23 DOI: 10.1109/ISCAS.2004.1328963

A. Hafez, W.F. Aboueldahab, A. Helmy

引用次数: 4

Reduction of gray level disturbances in plasma display panels 降低等离子显示面板的灰度干扰

2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512) Pub Date : 2004-05-23 DOI: 10.1109/ISCAS.2004.1328903

Chang-Su Kim, Sang Uk Lee

引用次数: 9

Error resilient methods for real-time MPEG-4 video streaming 实时MPEG-4视频流的容错方法

2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512) Pub Date : 2004-05-23 DOI: 10.1109/ISCAS.2004.1328854

Wei-Ying Kung, Hao-Song Kong, A. Vetro, Huifang Sun

引用次数: 4

A duty cycle control circuit for high speed applications 用于高速应用的占空比控制电路

2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512) Pub Date : 2004-05-23 DOI: 10.1109/ISCAS.2004.1328311

A. Tajalli, S. Mehrmanesh, S. M. Atarodi

引用次数: 5

A new topology for a sigma-delta audio power amplifier 一种新的sigma-delta音频功率放大器拓扑结构

2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512) Pub Date : 2004-05-23 DOI: 10.1109/ISCAS.2004.1329947

Antonio Zorzano Martínez, Fernando Beltrán Blázquez, José Ramón Beltrán Blázquez

引用次数: 2

A novel combined first and second order Lagrange interpolation sampling process for a digital class D amplifier 一种用于数字D类放大器的一阶和二阶联合拉格朗日插值采样方法

2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512) Pub Date : 2004-05-23 DOI: 10.1109/ISCAS.2004.1328726

V. Adrian, B. Gwee, J. Chang

引用次数: 2

Behavioural modelling of analog circuits by dynamic semi-symbolic analysis 基于动态半符号分析的模拟电路行为建模

2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512) Pub Date : 2004-05-23 DOI: 10.1109/ISCAS.2004.1329469

Junjie Yang, S. Tan

{"title":"Behavioural modelling of analog circuits by dynamic semi-symbolic analysis","authors":"Junjie Yang, S. Tan","doi":"10.1109/ISCAS.2004.1329469","DOIUrl":"https://doi.org/10.1109/ISCAS.2004.1329469","url":null,"abstract":"The paper presents an approach to behavioural modelling of analog circuits by dynamic semi-symbolic analysis, where some circuit parameters are kept as symbols and the others are given as numeric values. Our new method is based on the determinant decision diagram (DDD) representation of small-signal characteristics of linear analog circuits. The basic idea is to dynamically reorder DDD vertices such that all the DDD vertices corresponding to symbolic parameters are separated from DDD vertices for numerical parameters. In this way, DDD sizes of symbolic portion of DDD can be significantly reduced by suppressing numerical DDD nodes. Our new approach is different from the existing MTDDD based semi-symbolic analysis method where reordering is done before DDD is constructed and DDD-based graph operations are still valid in the new method. The proposed dynamic ordering algorithm, which is based on swap of adjacent variables, also improves the existing DDD-based vertex sifting algorithm as no special sign rule is required after DDD vertices are swapped. Experimental results have demonstrated that the proposed dynamic semi-symbolic method leads to up to 30% symbolic DDD node reduction compared MTDDD method on real analog circuits and can be performed very efficiently.","PeriodicalId":6445,"journal":{"name":"2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)","volume":"53 1","pages":"V-V"},"PeriodicalIF":0.0,"publicationDate":"2004-05-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"78840613","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 2

Low-order modeling of head-related transfer functions using wavelet transforms 用小波变换对头部相关传递函数进行低阶建模

2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512) Pub Date : 2004-05-23 DOI: 10.1109/ISCAS.2004.1328796

J. Torres, M. R. Petraglia, R. Tenenbaum

引用次数: 9

Can spike timing dependent plasticity compensate for process mismatch in neuromorphic analogue VLSI? 在神经形态模拟VLSI中，脉冲时序依赖的可塑性能否补偿过程失配?

2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512) Pub Date : 2004-05-23 DOI: 10.1109/ISCAS.2004.1329916

K. Cameron, A. Murray

引用次数: 5

A poor man's BiCMOS using standard CMOS 一个穷人的BiCMOS使用标准CMOS

2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512) Pub Date : 2004-05-23 DOI: 10.1109/ISCAS.2004.1328339

F. Rezaei, K. Martin

引用次数: 0