ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)最新文献_第3页

Fast adaptive DC-DC conversion using dual-loop one-cycle control in standard digital CMOS process 采用双环单周期控制的标准数字CMOS工艺快速自适应DC-DC转换

ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753) Pub Date : 2004-01-27 DOI: 10.1109/ASPDAC.2004.1337638

D. Ma, W. Ki, C. Tsui

引用次数: 0

A place and route aware buffered Steiner tree construction 一个地方和路线感知缓冲斯坦纳树建设

ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753) Pub Date : 2004-01-27 DOI: 10.1109/ASPDAC.2004.1337599

C. Sze, Jiang Hu, C. Alpert

{"title":"A place and route aware buffered Steiner tree construction","authors":"C. Sze, Jiang Hu, C. Alpert","doi":"10.1109/ASPDAC.2004.1337599","DOIUrl":"https://doi.org/10.1109/ASPDAC.2004.1337599","url":null,"abstract":"In order to achieve timing closure on increasingly complex IC designs, buffer insertion needs to be performed on thousands of nets within an integrated physical synthesis system. In most of previous works, buffers may be inserted at any open space. Even when there may appear to be space for buffers in the alleys between large blocks, these regions are often densely packed or may be useful later to fix critical paths. In addition, a buffer solution may inadvertently force wires to go through routing congested regions. Therefore, within physical synthesis, a buffer insertion scheme needs to be aware of both placement congestion and routing congestion of the existing layout and so it has to be able to decide when to insert buffers in dense regions to achieve critical performance improvement and when to utilize the sparser regions of the chip. With the proposed Steiner tree adjustment technique, this work aims at finding congestion-aware buffered Steiner trees. Our tree adjustment technique takes a Steiner tree as input, modifies the tree and simultaneously handles the objectives of timing, placement and routing congestion. To our knowledge, this is the first study, which simultaneously considers these three objectives for the buffered Steiner tree problem. Experimental results confirm the effectiveness of our algorithm while it achieves up to 20x speed-up when comparing with the state-of-the-art algorithm (C.J. Alpert et al., 2003).","PeriodicalId":426349,"journal":{"name":"ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)","volume":"28 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2004-01-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121520044","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 6

A V/sub DD/ and temperature independent CMOS voltage reference circuit 一个V/sub / DD/和温度无关的CMOS电压参考电路

ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753) Pub Date : 2004-01-27 DOI: 10.5555/1015090.1015238

T. Matsuda, R. Minami, A. Kanamori, H. Iwata, T. Ohzone, S. Yamamoto, T. Ihara, S. Nakajima

引用次数: 7

Mixed-clock issue queue design for energy aware, high-performance cores 混合时钟问题队列设计的能源意识，高性能核心

ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753) Pub Date : 2004-01-27 DOI: 10.1109/ASPDAC.2004.1337603

V. Rapaka, Emil Talpes, Diana Marculescu

引用次数: 5

Compact 12-port multi-bank register file test-chip in 0.35/spl mu/m CMOS for highly parallel processors 紧凑的12端口多银行寄存器文件测试芯片在0.35/spl μ m CMOS高度并行处理器

ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753) Pub Date : 2004-01-27 DOI: 10.1109/ASPDAC.2004.1337644

T. Sueyoshi, H. Uchida, H.J. Mattausch, T. Koide, Y. Mitani, T. Hironaka

引用次数: 1

Energy efficient code generation exploiting reduced bit-width instruction set architectures (rISA) 利用减小位宽指令集架构(rISA)的节能代码生成

ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753) Pub Date : 2004-01-27 DOI: 10.1109/ASPDAC.2004.1337622

Aviral Shrivastava, N. Dutt

引用次数: 11

Development of a waveform sampling front-end ASIC for PET PET波形采样前端专用集成电路的研制

ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753) Pub Date : 2004-01-27 DOI: 10.1109/ASPDAC.2004.1337652

J. Yeom, T. Ishitsu, H. Takahashi

引用次数: 3

Practical methodology of post-layout gate sizing for 15% more power saving 布置后浇口尺寸的实用方法，可节省15%的电力

ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753) Pub Date : 2004-01-27 DOI: 10.1109/ASPDAC.2004.1337614

N. Miura, Naoki Kato, T. Kuroda

引用次数: 2

Modeling of coplanar waveguide for buffered clock tree 缓冲时钟树共面波导的建模

ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753) Pub Date : 2004-01-27 DOI: 10.1109/ASPDAC.2004.1337601

Jun Chen, Lei He

引用次数: 1

SPICE compatible circuit models for partial reluctance K 部分磁阻K的SPICE兼容电路模型

ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753) Pub Date : 2004-01-27 DOI: 10.1109/ASPDAC.2004.1337701

Hao Ji, Qingjian Yu, W. Dai

引用次数: 10