ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)最新文献_第2页

RF design methodologies bridging system-IC-module design RF设计方法桥接系统ic模块设计

ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753) Pub Date : 2004-01-27 DOI: 10.1109/ASPDAC.2004.1337625

R. Mullen

引用次数: 1

The flexible processor an approach for single-chip hardware emulation by dynamic reconfiguration 柔性处理器提供了一种通过动态重构实现单片硬件仿真的方法

ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753) Pub Date : 2004-01-27 DOI: 10.5555/1015090.1015237

T. Ohkawa, T. Nozawa, M. Fujibayashi, N. Miyamoto, L. Karnan, S. Kita, K. Kotani, T. Ohmi

引用次数: 0

Efficient octilinear steiner tree construction based on spanning graphs 基于生成图的高效八线性steiner树构造

ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753) Pub Date : 2004-01-27 DOI: 10.1109/ASPDAC.2004.1337680

Qiming Zhu, H. Zhou, Tong Jing, Xianlong Hong, Yang Yang

引用次数: 17

Memory access driven storage assignment for variables in embedded system design 嵌入式系统设计中内存访问驱动的变量存储分配

ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753) Pub Date : 2004-01-27 DOI: 10.1142/S0218126606003003

Yoonseo Choi, Taewhan Kim

引用次数: 0

High-level modeling of continuous-time /spl Delta//spl Sigma/ A/D-converters using formal models 使用正式模型的连续时间/spl Delta//spl Sigma/ A/ d转换器的高级建模

ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753) Pub Date : 2004-01-27 DOI: 10.1109/ASPDAC.2004.1337539

E. Martens, G. Gielen

引用次数: 5

Integrating buffer planning with floorplanning for simultaneous multi-objective optimization 将缓冲区规划与楼层规划相结合，同时进行多目标优化

ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753) Pub Date : 2004-01-27 DOI: 10.1109/ASPDAC.2004.1337667

Yi-Hui Cheng, Yao-Wen Chang

{"title":"Integrating buffer planning with floorplanning for simultaneous multi-objective optimization","authors":"Yi-Hui Cheng, Yao-Wen Chang","doi":"10.1109/ASPDAC.2004.1337667","DOIUrl":"https://doi.org/10.1109/ASPDAC.2004.1337667","url":null,"abstract":"As the process technology advances into the deep submicron era, interconnect plays a dominant role in determining circuit performance and signal integrity. Buffer insertion is one of the most effective and popular techniques to reduce interconnnect delay and decouple coupling effects. It is traditionally applied to post-layout optimization. However, it is obviously infeasible to insert hundreds of thousands buffers during the post-layout starge when most routing regions are occupied. Therefore, it is desirable to incorporate buffer planning into floor-planning to ensure thiming closure and design convergence. In this paper, we drive the formulae of feasible regions, and integrate buffer planning with floor-planning to optimize area, timing, noise, and congestion (routability) simultaneously. In particular, we treat each buffer block as a soft module and apply Lagragian relaxation to optimize the floorplan area. Experimental results show that our method obtains an average suceess rate of 94.9% (86.4%) of nets meeting timimg constraint alone (both timing and noise constraints)and consumes an average extra area of only 0.1% (0.2%) over the given floorplan.","PeriodicalId":426349,"journal":{"name":"ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)","volume":"26 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2004-01-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128308161","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 10

Interconnect capacitance estimation for FPGAs fpga互连电容估计

ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753) Pub Date : 2004-01-27 DOI: 10.1109/ASPDAC.2004.1337686

J. Anderson, F. Najm

引用次数: 14

Timing optimization by replacing flip-flops to latches 通过将触发器替换为锁存器来优化时序

ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753) Pub Date : 2004-01-27 DOI: 10.1109/ASPDAC.2004.1337563

Ko Yoshikawa, Y. Hagihara, K. Kanamaru, Yuichi Nakamura, S. Inui, T. Yoshimura

引用次数: 15

SmartGlue: an interface controller with auto reconfiguration for field programmable computing machine SmartGlue:用于现场可编程计算机的自动重新配置接口控制器

ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753) Pub Date : 2004-01-27 DOI: 10.1109/ASPDAC.2004.1337690

Young-Il Kim, Bong-Il Park, Jae-Gon Lee, C. Kyung

引用次数: 1

Combinatorial group testing methods for the BIST diagnosis problem BIST诊断问题的组合组测试方法

ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753) Pub Date : 2004-01-27 DOI: 10.1109/ASPDAC.2004.1337550

A. Kahng, S. Reda

引用次数: 17