ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)最新文献

Fixed-outline floorplanning through evolutionary search 通过进化搜索固定轮廓平面规划

ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753) Pub Date : 2004-10-04 DOI: 10.1109/ASPDAC.2004.1337537

Chang-Tzu Lin, De-Sheng Chen, Yiwen Wang

引用次数: 2

An approach for reducing dynamic power consumption in synchronous sequential digital designs 一种降低同步顺序数字设计动态功耗的方法

ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753) Pub Date : 2004-01-27 DOI: 10.1109/ASPDAC.2004.1337565

N. Chabini, W. Wolf

{"title":"An approach for reducing dynamic power consumption in synchronous sequential digital designs","authors":"N. Chabini, W. Wolf","doi":"10.1109/ASPDAC.2004.1337565","DOIUrl":"https://doi.org/10.1109/ASPDAC.2004.1337565","url":null,"abstract":"The problem of minimizing dynamic power consumption by scaling down the supply voltage of computational elements off critical paths is widely addressed in the literature for the case of combinational designs. The problem is NP-hard in general. To address this problem in the case of synchronous sequential digital designs, one needs to move some registers while applying voltage scaling. Moving these registers shifts some computational elements from critical paths, and can be done by basic retiming. Integrating basic retiming and voltage scaling to address this NP-hard problem cannot in general be done in polynomial run-time. We propose to first apply a guided retiming and then to apply supply voltage scaling on the retimed design. We devise new polynomial time algorithms to realize this guided retiming, and the supply voltage scaling on the retimed design. Experimental results on known benchmarks have shown that the proposed approach can reduce dynamic power consumption by factors as high as 61% for single-phase designs with minimal clock period. Also, they have shown that it can solve optimally the problem, and produce converter-free designs with reduced dynamic power consumption. For large size circuits from ISCAS'89 benchmark suite, the proposed algorithms run in 15s-1h.","PeriodicalId":426349,"journal":{"name":"ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)","volume":"48 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2004-01-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123101551","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 2

Piecewise quadratic waveform matching with successive chord iteration 逐次弦迭代的分段二次波形匹配

ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753) Pub Date : 2004-01-27 DOI: 10.1109/ASPDAC.2004.1337579

Zhong Wang, Jianwen Zhu

引用次数: 0

Using C based logic synthesis to bridge the productivity gap 使用基于C的逻辑合成来弥合生产力差距

ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753) Pub Date : 2004-01-27 DOI: 10.5555/1015090.1015178

C. Sullivan, Alex Wilson, S. Chappell

引用次数: 21

Embedded software generation from system level design languages 从系统级设计语言生成嵌入式软件

ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753) Pub Date : 2004-01-27 DOI: 10.1109/ASPDAC.2004.1337620

Haobo Yu, R. Dömer, D. Gajski

引用次数: 49

A large-current-output boosted voltage generator with non-overlapping clock control for sub-1-V memory applications 一种大电流输出升压发生器，具有非重叠时钟控制，用于sub- 1v存储器应用

ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753) Pub Date : 2004-01-27 DOI: 10.1109/ASPDAC.2004.1337582

K. Min, Young-Hee Kim, D. Kim, Dong Myeong Kim, Jin-Hong Ahn

引用次数: 0

Fast and efficient voltage scheduling by evolutionary slack distribution 基于进化松弛分布的快速高效电压调度

ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753) Pub Date : 2004-01-27 DOI: 10.1109/ASPDAC.2004.1337674

B. Gorjiara, P. Chou, N. Bagherzadeh, Mehrdad Reshadi, D. W. Jensen

引用次数: 21

Golay and wavelet error control codes in VLSI VLSI中的高阶与小波误差控制码

ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753) Pub Date : 2004-01-27 DOI: 10.1109/ASPDAC.2004.1337650

A. Balasundaram, A. Pereira, Jun-Cheol Park, V. Mooney

引用次数: 4

Power-performance trade-off using pipeline delays 使用管道延迟进行功率性能权衡

ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753) Pub Date : 2004-01-27 DOI: 10.1109/ASPDAC.2004.1337604

G. Surendra, Subhasish Banerjee, S. Nandy

引用次数: 1

Layer assignment for reliable system-on-package 可靠的系统包层分配

ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753) Pub Date : 2004-01-27 DOI: 10.1109/ASPDAC.2004.1337535

J. Minz, S. Lim

引用次数: 6