T. Ohkawa, T. Nozawa, M. Fujibayashi, N. Miyamoto, L. Karnan, S. Kita, K. Kotani, T. Ohmi
{"title":"柔性处理器提供了一种通过动态重构实现单片硬件仿真的方法","authors":"T. Ohkawa, T. Nozawa, M. Fujibayashi, N. Miyamoto, L. Karnan, S. Kita, K. Kotani, T. Ohmi","doi":"10.5555/1015090.1015237","DOIUrl":null,"url":null,"abstract":"A dynamically reeonfigurable logic array, i.e., the Flexible Processor, suitable for a single chip emulation system is developd. It demonstrates the sequential execution of several sub-circuits divided temporally from an original large circuit In order to accelerate emulation speed, a logic element, reducing total Configuration data by 30% compared to conventional Look-Up-Table, and Temporal Communication Module (TCM) to support savdrestore of circuit state and data communication among divided sub-circuits, are implemented on the Flexible processor.","PeriodicalId":426349,"journal":{"name":"ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)","volume":"75 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-01-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"The flexible processor an approach for single-chip hardware emulation by dynamic reconfiguration\",\"authors\":\"T. Ohkawa, T. Nozawa, M. Fujibayashi, N. Miyamoto, L. Karnan, S. Kita, K. Kotani, T. Ohmi\",\"doi\":\"10.5555/1015090.1015237\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A dynamically reeonfigurable logic array, i.e., the Flexible Processor, suitable for a single chip emulation system is developd. It demonstrates the sequential execution of several sub-circuits divided temporally from an original large circuit In order to accelerate emulation speed, a logic element, reducing total Configuration data by 30% compared to conventional Look-Up-Table, and Temporal Communication Module (TCM) to support savdrestore of circuit state and data communication among divided sub-circuits, are implemented on the Flexible processor.\",\"PeriodicalId\":426349,\"journal\":{\"name\":\"ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)\",\"volume\":\"75 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2004-01-27\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.5555/1015090.1015237\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.5555/1015090.1015237","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
The flexible processor an approach for single-chip hardware emulation by dynamic reconfiguration
A dynamically reeonfigurable logic array, i.e., the Flexible Processor, suitable for a single chip emulation system is developd. It demonstrates the sequential execution of several sub-circuits divided temporally from an original large circuit In order to accelerate emulation speed, a logic element, reducing total Configuration data by 30% compared to conventional Look-Up-Table, and Temporal Communication Module (TCM) to support savdrestore of circuit state and data communication among divided sub-circuits, are implemented on the Flexible processor.