Proceedings of the Fourth IEEE International Caracas Conference on Devices, Circuits and Systems (Cat. No.02TH8611)最新文献

筛选
英文 中文
A low voltage CMOS implementation of a linear cellular neural network for image processing applications 用于图像处理应用的线性细胞神经网络的低电压CMOS实现
F. Lobato-Lopez, J. L. Finol
{"title":"A low voltage CMOS implementation of a linear cellular neural network for image processing applications","authors":"F. Lobato-Lopez, J. L. Finol","doi":"10.1109/ICCDCS.2002.1004011","DOIUrl":"https://doi.org/10.1109/ICCDCS.2002.1004011","url":null,"abstract":"This paper describe the design of a basic cell for the implementation of a Linear Cellular Neural Network (LCNN). This kind of system could be considered as resistive networks but as its basis are a new way of analog image processing system based on bayesian estimation and regularization theory then a new class of Cellular Neural Networks (CNN), whose activation function is a linear function, emerge in a natural way. This LCNN has characteristic that enable gray-scale image processing. The main focus in this work is the Low Voltage CMOS (LVCMOS) design of the basic building blocks that compose the basic cell of this systems. The design was fabricated on a 0.18 /spl mu/m LVCMOS technology.","PeriodicalId":416680,"journal":{"name":"Proceedings of the Fourth IEEE International Caracas Conference on Devices, Circuits and Systems (Cat. No.02TH8611)","volume":"1137 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126760085","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Performance comparison of convolutional and block turbo codes for WLAN applications WLAN应用中卷积码与分组turbo码的性能比较
J. Martins, A. Giulietti, M. Strum
{"title":"Performance comparison of convolutional and block turbo codes for WLAN applications","authors":"J. Martins, A. Giulietti, M. Strum","doi":"10.1109/ICCDCS.2002.1004115","DOIUrl":"https://doi.org/10.1109/ICCDCS.2002.1004115","url":null,"abstract":"Turbo codes have become an important branch on channel coding research due to their exceptional performance on forward error correcting. They are based on concatenated codes and iterative decoding, where Soft Input/Soft Output (SISO) decoders produce an information refinement in each iteration. In this paper we apply turbo coding for different operating modes, based on the Hiperlan2 and IEEE 802.11a standards (third generation of WALNs). We studied the flexibility of two turbo coding schemes (Block Turbo Codes and Convolutional Turbo Codes) when applied to targeted block sizes and code rates. For BTCs, high rate and small blocks were found when concatenating a BCH code with a single parity check bit. Experimental results showed that each coding scheme outperforms the other depending on the targeted BER.","PeriodicalId":416680,"journal":{"name":"Proceedings of the Fourth IEEE International Caracas Conference on Devices, Circuits and Systems (Cat. No.02TH8611)","volume":"18 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126300323","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 9
The statistical properties of light generated by circular-grating distributed Bragg reflector laser with integrated outcoupler 研究了集成外耦圆光栅分布布拉格反射激光器的光统计特性
R. Paszkiewicz, A. Tyszka-Zawadzka, P. Szczepański
{"title":"The statistical properties of light generated by circular-grating distributed Bragg reflector laser with integrated outcoupler","authors":"R. Paszkiewicz, A. Tyszka-Zawadzka, P. Szczepański","doi":"10.1109/ICCDCS.2002.1004040","DOIUrl":"https://doi.org/10.1109/ICCDCS.2002.1004040","url":null,"abstract":"We analyze the influence of integrated outcoupler, characterized by effective end-reflectivity, on the statistical properties of light generated by circular-grating distributed Bragg reflector laser. In our paper we concentrate on the effects resulting from the nonorthogonality properties of laser modes. The semi classical approach based on stationary and time-dependent solution of the Fokker-Planck equation is used. Numerical results obtained for CG-DBR structure reveal the behavior of statistical parameters of light such as the mean laser intensity, intensity fluctuations and the laser linewidth as a functions of the effective complex reflection of the integrated outcoupler.","PeriodicalId":416680,"journal":{"name":"Proceedings of the Fourth IEEE International Caracas Conference on Devices, Circuits and Systems (Cat. No.02TH8611)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125894768","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Modeling and simulation of optoelectronic interconnect systems using a single kernel simulator 光电互连系统的单内核模拟器建模与仿真
T. Ytterdal, T. Fjeldly, S. Baier, J. Deng, M. Shur
{"title":"Modeling and simulation of optoelectronic interconnect systems using a single kernel simulator","authors":"T. Ytterdal, T. Fjeldly, S. Baier, J. Deng, M. Shur","doi":"10.1109/ICCDCS.2002.1004046","DOIUrl":"https://doi.org/10.1109/ICCDCS.2002.1004046","url":null,"abstract":"In this paper, we present an efficient approach to the modeling and simulation of mixed-domain electrical/optical systems utilizing a single kernel simulator. The approach is illustrated by a case study of an optoelectronic interconnect system.","PeriodicalId":416680,"journal":{"name":"Proceedings of the Fourth IEEE International Caracas Conference on Devices, Circuits and Systems (Cat. No.02TH8611)","volume":"69 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126834212","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Current-mode universal biquad 电流模式通用biquad
D. Biolek, J. Cajka, K. Vrba
{"title":"Current-mode universal biquad","authors":"D. Biolek, J. Cajka, K. Vrba","doi":"10.1109/ICCDCS.2002.1004108","DOIUrl":"https://doi.org/10.1109/ICCDCS.2002.1004108","url":null,"abstract":"A procedure for universal filter design using generalized current conveyors is described. The proposed network can be realized with the aid of so-called universal current conveyors. It can therefore be easily transformed from the current mode into the voltage mode and vice versa.","PeriodicalId":416680,"journal":{"name":"Proceedings of the Fourth IEEE International Caracas Conference on Devices, Circuits and Systems (Cat. No.02TH8611)","volume":"83 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132211540","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
System for extensive characterization of MOS and SOI MOS structures by means of charge pumping 系统广泛表征MOS和SOI MOS结构的手段,电荷泵
S. Szostak, L. Lukasiak, A. Jakubowski
{"title":"System for extensive characterization of MOS and SOI MOS structures by means of charge pumping","authors":"S. Szostak, L. Lukasiak, A. Jakubowski","doi":"10.1109/ICCDCS.2002.1004090","DOIUrl":"https://doi.org/10.1109/ICCDCS.2002.1004090","url":null,"abstract":"The performance of MOS devices is to a large extent determined by the quality of the Si-SiO/sub 2/ interface. This paper presents a new system for characterization of MOS and MOS SOI structures by means of charge pumping. MOSFETs and SOI MOSFETs are used as test structures.","PeriodicalId":416680,"journal":{"name":"Proceedings of the Fourth IEEE International Caracas Conference on Devices, Circuits and Systems (Cat. No.02TH8611)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"134398993","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Reuse issues on the verification of embedded MCU cores 嵌入式MCU内核验证中的复用问题
Narcizo Sabbatini, Antonio Mauricio Brochi, Tulio Ibanez Nunes
{"title":"Reuse issues on the verification of embedded MCU cores","authors":"Narcizo Sabbatini, Antonio Mauricio Brochi, Tulio Ibanez Nunes","doi":"10.1109/ICCDCS.2002.1004000","DOIUrl":"https://doi.org/10.1109/ICCDCS.2002.1004000","url":null,"abstract":"The main issues related to the verification of cores embedded in a microcontroller unit (MCU) are addressed in this paper. Issues such as verification environment design, simulation pattern strategies and reuse, as well as standalone and chip level verification are discussed. An analysis of the verification environment is performed from the perspective of the reuse across the design cycle, focussing on the core standalone and on the chip level verification. A case study analysis is included.","PeriodicalId":416680,"journal":{"name":"Proceedings of the Fourth IEEE International Caracas Conference on Devices, Circuits and Systems (Cat. No.02TH8611)","volume":"414 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130906297","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
Comparison of NMOS and CMOS TFT inverters fabricated by LPCVD and SPC techniques at low temperature (<600/spl deg/C) 低温(<600/spl℃)下LPCVD和SPC制备NMOS和CMOS TFT逆变器的比较
G. Gautier, C. E. Viana, S. Crand, R. Rogel, N. Morimoto, O. Bonnaud
{"title":"Comparison of NMOS and CMOS TFT inverters fabricated by LPCVD and SPC techniques at low temperature (<600/spl deg/C)","authors":"G. Gautier, C. E. Viana, S. Crand, R. Rogel, N. Morimoto, O. Bonnaud","doi":"10.1109/ICCDCS.2002.1004028","DOIUrl":"https://doi.org/10.1109/ICCDCS.2002.1004028","url":null,"abstract":"After several experimental studies on improvement of the electrical performances of N-type polysilicon thin-film transistors (NMOS-TFT) fabricated by LPCVD (Low Pressure Chemical Vapor Deposition) and SPC (Solid Phase Crystallization) techniques at low temperature, it was necessary to implement a process to design a complementary TFT cell technology (CMOS-like TFT). This elementary cell is useful indeed essential to design efficient digital circuits. This paper describes the process developed and presents a comparison between two inverters: NMOS-inverter based on the use of two NMOS-TFTs and a CMOS-like TFT inverter. This work has allowed to validate the process and to quantify the improvement of the electrical characteristics such as noise margins, gain and output voltage amplitude.","PeriodicalId":416680,"journal":{"name":"Proceedings of the Fourth IEEE International Caracas Conference on Devices, Circuits and Systems (Cat. No.02TH8611)","volume":"8 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115272901","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
A practical approach for the accurate lifetime estimation of device degradation in deep sub-micron CMOS technologies 一种在深亚微米CMOS技术中精确估计器件退化寿命的实用方法
F. Guarín, G. La Rosa, Z.J. Yang, S. Rauch
{"title":"A practical approach for the accurate lifetime estimation of device degradation in deep sub-micron CMOS technologies","authors":"F. Guarín, G. La Rosa, Z.J. Yang, S. Rauch","doi":"10.1109/ICCDCS.2002.1004063","DOIUrl":"https://doi.org/10.1109/ICCDCS.2002.1004063","url":null,"abstract":"Practical studies of the influence of various reliability mechanisms on the lifetime estimation and the impact of widely accepted assumptions to the accuracy of the reliability degradation predictions are discussed in detail. The inaccuracies of the \"industry standard\" approach to reliability stressing as well as the methodology utilized for the prediction of lifetimes in advanced CMOS technologies are addressed. A review of measurement practices and stress conditions is also given. Methodologies for improving the accuracy of reliability predictions have been developed and validated with experimental results for devices with an L/sub EFF/ range spanning well into the deep sub-micron regime, and with stress conditions covering a wide V/sub GS/ and V/sub DS/ range. The impact of NFET and PFET reliability degradation on circuit performance has been characterized using ring oscillator stressing. The traditional view that only NFET hot carrier degradation contributes to circuit performance degradation has been shown not to be applicable for advanced sub-micron CMOS technologies. The need of a more comprehensive reliability evaluation for realistic lifetime projections is described.","PeriodicalId":416680,"journal":{"name":"Proceedings of the Fourth IEEE International Caracas Conference on Devices, Circuits and Systems (Cat. No.02TH8611)","volume":"103 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115557435","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
CMOS analog sine function generator using lateral-PNP bipolar transistors 采用横向pnp双极晶体管的CMOS模拟正弦函数发生器
M. Pessatti, C. dos Reis Filho
{"title":"CMOS analog sine function generator using lateral-PNP bipolar transistors","authors":"M. Pessatti, C. dos Reis Filho","doi":"10.1109/ICCDCS.2002.1004017","DOIUrl":"https://doi.org/10.1109/ICCDCS.2002.1004017","url":null,"abstract":"An implementation in CMOS technology of the ingenious analog sine function generator invented by Barrie Gilbert over two decades ago (Electron. Lett., vol. 13, pp. 506-508, 1977) is described in this paper. New in this circuit is the use of lateral-PNP bipolar transistors to build the core of the sine generator together with MOS transistors in the saturation region making up the rest of the circuit. Experimental results from prototypes of the circuit fabricated in 0.8 /spl mu/m CMOS technology showed that the accuracy of the produced sine is lower than that reported from implementations in bipolar and BiCMOS technologies (dos Reis Filho and Fruett, Proc. ICECS'97, 1997). The measured deviation from ideal sine over the (-/spl pi//2 to +/spl pi//2) range is less than 0.5%. Total harmonic distortion measured for a fundamental frequency at 20 kHz and the next four harmonics is approximately 1%. This circuit could be used in several applications, including the AC excitation of bridge-type sensors as a replacement for sinusoidal oscillators.","PeriodicalId":416680,"journal":{"name":"Proceedings of the Fourth IEEE International Caracas Conference on Devices, Circuits and Systems (Cat. No.02TH8611)","volume":"24 4 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116589402","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 5
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信