2010 IEEE Dallas Circuits and Systems Workshop最新文献

Structural verification of a WLAN system using Built-in Self Tests 使用内置自检对WLAN系统进行结构验证

2010 IEEE Dallas Circuits and Systems Workshop Pub Date : 2010-10-01 DOI: 10.1109/DCAS.2010.5955035

D. Webster, J. Cavazos, D. Guy, P. Patchen, D. Lie

引用次数: 0

A reduced-cost Built-in Self Test for an FM receiver 调频接收机的低成本内置自检

2010 IEEE Dallas Circuits and Systems Workshop Pub Date : 2010-10-01 DOI: 10.1109/DCAS.2010.5955036

D. Mannath, V. Montaño-Martinez, I. Syllaios, S. Bhatara, M. Attaluri, Z. Parkar, S. Ang

引用次数: 1

A 110μW single-bit continuous-time ΔΣ converter with 92.5dB dynamic range 110μW单比特连续时间ΔΣ转换器，动态范围92.5dB

2010 IEEE Dallas Circuits and Systems Workshop Pub Date : 2010-10-01 DOI: 10.1109/DCAS.2010.5955028

S. Balagopal, Rajaram Mohan Roy, V. Saxena

引用次数: 2

A dual device load board with dual switched printed baluns 具有双开关印刷平衡的双设备负载板

2010 IEEE Dallas Circuits and Systems Workshop Pub Date : 2010-10-01 DOI: 10.1109/DCAS.2010.5955041

C. Montiel, Parkash S. Arora

引用次数: 4

Optimizing gate reticle to silicon flow for variability in low power circuits 优化栅极线到硅流在低功耗电路中的可变性

2010 IEEE Dallas Circuits and Systems Workshop Pub Date : 2010-10-01 DOI: 10.1109/DCAS.2010.5955032

A. Parikh, M. Kulkarni

引用次数: 0

Clock skew automation for power and area reduction in deep sub micron designs 时钟偏差自动化在深亚微米设计的功率和面积减少

2010 IEEE Dallas Circuits and Systems Workshop Pub Date : 2010-10-01 DOI: 10.1109/DCAS.2010.5955040

Yasaswini Sudarsanam, A. Rajagopalan

引用次数: 3

Design automation tools and libraries for low power digital design 为低功耗数字设计设计自动化工具和库

2010 IEEE Dallas Circuits and Systems Workshop Pub Date : 2010-10-01 DOI: 10.1109/DCAS.2010.5955034

Mohammad Rahman, R. Afonso, Hiran Tennakoon, C. Sechen

{"title":"Design automation tools and libraries for low power digital design","authors":"Mohammad Rahman, R. Afonso, Hiran Tennakoon, C. Sechen","doi":"10.1109/DCAS.2010.5955034","DOIUrl":"https://doi.org/10.1109/DCAS.2010.5955034","url":null,"abstract":"Assuming arbitrary (continuous cell sizes) we have achieved global minimization of the total transistor sizes needed to achieve a delay goal, thus minimizing dynamic power (and reducing leakage power). We then developed a feasible branch-and-bound algorithm that maps the continuous sizes to the discrete sizes available in the standard cell library. Results show that a well-designed library gives results close to the optimal continuous size results. We developed a new approach to threshold voltage selection, among options available in a cell library. This algorithm is applied after optimal gate size selection, and raises threshold voltages as much as possible while strictly maintaining the delay goal. In addition, we identified the optimal set of (just 8) combinational functions in a physical cell library. These constitute the most power efficient cells needed to implement combinational logic. On the other hand, the synthesis library is much more complex, consisting of cells that are combinations of the physical library cells. This is advantageous since the constituent cells (of a more complex synthesis cell) are placed next to each other in the layout, ensuring minimal wire length between them. Since wire delay is a significant portion of total path delay for contemporary circuits, having complex cells in synthesis is important. But, for power efficiency, the physical cells must be rather simple, with no more than two transistors in series for any cell. The entire cell size and threshold voltage selection flow is efficient, with an ability to handle multi-million-gate commercial designs. After using state-of-the-art commercial synthesis, the application of our design automation tools and library results in a dynamic power reduction of 25–35% and leakage power reduction by 50–70% for large logic blocks.","PeriodicalId":405694,"journal":{"name":"2010 IEEE Dallas Circuits and Systems Workshop","volume":"50 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2010-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121752619","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 19

Self-calibration of a power pre-amplifier in a digital polar transmitter 数字极极发射机中功率前置放大器的自校准

2010 IEEE Dallas Circuits and Systems Workshop Pub Date : 2010-10-01 DOI: 10.1109/DCAS.2010.5955042

J. Mehta, I. Bashir, Vasile Zoicas, Yongtao Wang, O. Eliezer, K. Waheed, Mitch Entezari, S. Larson, D. Shrestha, S. Rezeq, R. Staszewski, P. Balsara

引用次数: 1

Design of power-optimal buffers tunable to process variability 功率最优缓冲器的设计可调整到过程的可变性

2010 IEEE Dallas Circuits and Systems Workshop Pub Date : 2010-10-01 DOI: 10.1109/DCAS.2010.5955033

Mario Lok, Ku He, Murari Mani, C. Caramanis, M. Orshansky

引用次数: 0

A compact current steering DAC with component swapping calibration 一个紧凑的电流转向DAC与元件交换校准

2010 IEEE Dallas Circuits and Systems Workshop Pub Date : 2010-10-01 DOI: 10.1109/DCAS.2010.5955029

U. Nukala, Kye-Shin Lee

引用次数: 3