一个紧凑的电流转向DAC与元件交换校准

U. Nukala, Kye-Shin Lee
{"title":"一个紧凑的电流转向DAC与元件交换校准","authors":"U. Nukala, Kye-Shin Lee","doi":"10.1109/DCAS.2010.5955029","DOIUrl":null,"url":null,"abstract":"A compact current steering DAC with component swapping calibration is proposed. By using different reference currents for the upper and lower bits conversion, the number of current sources can be considerably reduced. Therefore, an 8-bit DAC can be realized using only four binary weighted current sources, which reduces the effect of current source mismatch. Furthermore, the performance degradation due to resistor mismatch between the reference current generator and output network is calibrated by swapping the two resistors, and taking the average to obtain the final output of the DAC. As a result, the proposed scheme enables the DAC design using resistors with even poor matching. Circuit level simulation results show the INL is 0.85 LSB with 10% resistor and 1% capacitor mismatch, respectively.","PeriodicalId":405694,"journal":{"name":"2010 IEEE Dallas Circuits and Systems Workshop","volume":"14 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"A compact current steering DAC with component swapping calibration\",\"authors\":\"U. Nukala, Kye-Shin Lee\",\"doi\":\"10.1109/DCAS.2010.5955029\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A compact current steering DAC with component swapping calibration is proposed. By using different reference currents for the upper and lower bits conversion, the number of current sources can be considerably reduced. Therefore, an 8-bit DAC can be realized using only four binary weighted current sources, which reduces the effect of current source mismatch. Furthermore, the performance degradation due to resistor mismatch between the reference current generator and output network is calibrated by swapping the two resistors, and taking the average to obtain the final output of the DAC. As a result, the proposed scheme enables the DAC design using resistors with even poor matching. Circuit level simulation results show the INL is 0.85 LSB with 10% resistor and 1% capacitor mismatch, respectively.\",\"PeriodicalId\":405694,\"journal\":{\"name\":\"2010 IEEE Dallas Circuits and Systems Workshop\",\"volume\":\"14 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2010-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2010 IEEE Dallas Circuits and Systems Workshop\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DCAS.2010.5955029\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 IEEE Dallas Circuits and Systems Workshop","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DCAS.2010.5955029","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

提出了一种具有元件交换校准的紧凑型电流转向数模转换器。通过对上下位转换使用不同的参考电流,可以大大减少电流源的数量。因此,仅使用四个二进制加权电流源就可以实现8位DAC,从而减少了电流源不匹配的影响。此外,通过交换两个电阻来校准由于参考电流发生器和输出网络之间的电阻失配而导致的性能下降,并取平均值以获得DAC的最终输出。因此,所提出的方案使DAC设计能够使用匹配甚至较差的电阻。电路级仿真结果表明,在电阻失配10%和电容失配1%的情况下,INL分别为0.85 LSB。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A compact current steering DAC with component swapping calibration
A compact current steering DAC with component swapping calibration is proposed. By using different reference currents for the upper and lower bits conversion, the number of current sources can be considerably reduced. Therefore, an 8-bit DAC can be realized using only four binary weighted current sources, which reduces the effect of current source mismatch. Furthermore, the performance degradation due to resistor mismatch between the reference current generator and output network is calibrated by swapping the two resistors, and taking the average to obtain the final output of the DAC. As a result, the proposed scheme enables the DAC design using resistors with even poor matching. Circuit level simulation results show the INL is 0.85 LSB with 10% resistor and 1% capacitor mismatch, respectively.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信