Proceedings of 26th IEEE International Symposium on Multiple-Valued Logic (ISMVL'96)最新文献_第4页

A necessary and sufficient condition for Lukasiewicz logic functions Lukasiewicz逻辑函数的充分必要条件

Proceedings of 26th IEEE International Symposium on Multiple-Valued Logic (ISMVL'96) Pub Date : 1996-01-19 DOI: 10.1109/ISMVL.1996.508333

N. Takagi, K. Nakashima, M. Mukaidono

引用次数: 1

DT-an automated theorem prover for multiple-valued first-order predicate logics 多值一阶谓词逻辑的自动定理证明器

Proceedings of 26th IEEE International Symposium on Multiple-Valued Logic (ISMVL'96) Pub Date : 1996-01-19 DOI: 10.1109/ISMVL.1996.508369

S. Gerberding

引用次数: 4

Petri net representation of fuzzy reasoning under incomplete information 不完全信息下模糊推理的Petri网表示

Proceedings of 26th IEEE International Symposium on Multiple-Valued Logic (ISMVL'96) Pub Date : 1996-01-19 DOI: 10.1109/ISMVL.1996.508356

Alberto Bugarín-Diz, P. Cariñena, M. Delgado, S. Barro

引用次数: 4

Design of highly parallel linear digital circuits based on symbol-level redundancy 基于符号级冗余的高度并行线性数字电路设计

Proceedings of 26th IEEE International Symposium on Multiple-Valued Logic (ISMVL'96) Pub Date : 1996-01-19 DOI: 10.1109/ISMVL.1996.508344

M. Nakajima, M. Kameyama

引用次数: 5

Low-energy logic circuit techniques for multiple valued logic 多值逻辑的低能量逻辑电路技术

Proceedings of 26th IEEE International Symposium on Multiple-Valued Logic (ISMVL'96) Pub Date : 1996-01-19 DOI: 10.1109/ISMVL.1996.508341

K. Current, V. Oklobdzija, D. Maksimović

{"title":"Low-energy logic circuit techniques for multiple valued logic","authors":"K. Current, V. Oklobdzija, D. Maksimović","doi":"10.1109/ISMVL.1996.508341","DOIUrl":"https://doi.org/10.1109/ISMVL.1996.508341","url":null,"abstract":"Multiple valued logic (MVL) has been proposed as a means for reducing the power, improving the speed, and increasing the packing density of VLSI circuits. These performance improvements are achieved by designers who identify signal processing functions that can benefit from the design tradeoffs possible with MVL. Since advocates of MVL are accustomed to incorporating the possible tradeoffs of MVL techniques into specific VLSI design applications, these MVL designers may be able to take advantage of new energy saving circuit design techniques that may have tradeoffs that complement those of MVL. Low-energy (adiabatic) logic circuits have been proposed to reduce energy consumption of VLSI logic functions. Instead of the conventional dc power supply, these logic circuits use \"ac\" power supplies (power clocks) that allow energy recovery and also serve as timing clocks for the logic. It is possible to integrate all power switches and control circuitry on the chip with the low-energy logic. This results in better system efficiency and simpler power distribution. In this paper, concepts of adiabatic circuit design and the use of a high-frequency resonant power clock generator for adiabatic circuits will be summarized and then their possible application to low-energy, adiabatic multiple valued logic is discussed.","PeriodicalId":403347,"journal":{"name":"Proceedings of 26th IEEE International Symposium on Multiple-Valued Logic (ISMVL'96)","volume":"60 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1996-01-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121912060","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 4

Logical not polynomial forms to represent multiple-valued functions 表示多值函数的逻辑非多项式形式

Proceedings of 26th IEEE International Symposium on Multiple-Valued Logic (ISMVL'96) Pub Date : 1996-01-19 DOI: 10.1109/ISMVL.1996.508378

E. Zaitseva, T. Kalganova, E. Kochergov

引用次数: 5

A ternary systolic product-sum circuit for GF(3/sup m/) using neuron MOSFETs 采用神经元mosfet的GF(3/sup m/)三元收缩积和电路

Proceedings of 26th IEEE International Symposium on Multiple-Valued Logic (ISMVL'96) Pub Date : 1996-01-19 DOI: 10.1109/ISMVL.1996.508342

N. Muranaka, Shigenobu Arai, S. Imanishi, D. M. Miller

引用次数: 10

Technique of computing logic derivatives for MVL-functions mvl函数的逻辑导数计算技术

Proceedings of 26th IEEE International Symposium on Multiple-Valued Logic (ISMVL'96) Pub Date : 1996-01-19 DOI: 10.1109/ISMVL.1996.508366

V. Shmerko, S. Yanushkevich, V. Levashenko, I. Bondar

引用次数: 14

On the use of VHDL as a multi-valued logic simulator 浅谈使用VHDL作为多值逻辑模拟器

Proceedings of 26th IEEE International Symposium on Multiple-Valued Logic (ISMVL'96) Pub Date : 1996-01-19 DOI: 10.1109/ISMVL.1996.508345

C. Rozon

引用次数: 10

Reasoning in inconsistent stratified knowledge bases 在不一致的分层知识库中的推理

Proceedings of 26th IEEE International Symposium on Multiple-Valued Logic (ISMVL'96) Pub Date : 1996-01-19 DOI: 10.1109/ISMVL.1996.508357

S. Benferhat, D. Dubois, H. Prade

引用次数: 25