2009 International Conference on Microelectronics - ICM最新文献_第7页

An 8Hz, 0.1µW, 110+ dBs Sinh CMOS Bessel filter for ECG signals 8Hz, 0.1µW, 110+ db Sinh CMOS贝塞尔滤波器用于心电信号

2009 International Conference on Microelectronics - ICM Pub Date : 2009-12-01 DOI: 10.1109/ICM.2009.5418668

E. Kardoulaki, K. Glaros, A. Katsiamis, E. Drakakis

{"title":"An 8Hz, 0.1µW, 110+ dBs Sinh CMOS Bessel filter for ECG signals","authors":"E. Kardoulaki, K. Glaros, A. Katsiamis, E. Drakakis","doi":"10.1109/ICM.2009.5418668","DOIUrl":"https://doi.org/10.1109/ICM.2009.5418668","url":null,"abstract":"Hyperbolic sine (Sinh) CMOS filters are of inherent class-AB nature and offer high dynamic range at half the total capacitance value when compared against their pseudodifferential class-AB log-domain counterparts. This characteristic renders their theoretical and practical study valuable. Only a very limited number of CMOS Sinh filter topologies have been reported in the literature to date mostly due to the considerably increased mathematical complexity associated with their design. This paper presents the transistorlevel synthesis and investigates in detail the performance of a 3rd-order Sinh CMOS 8Hz low-pass filter of Bessel approximation suitable for ECG processing. The filter is based on recent progress made and has been designed in the commercially available 0.35µm AMS process. Its static power consumption amounts to 0.1µW while its dynamic range exceeds 110dBs. The new filter exhibits a flat group delay of less than 1% error up to 6Hz and good variability performance verified by means of Monte Carlo simulations. The suitability of the filter as part of an ECG front-end is confirmed by the processing of artificially generated ECG signals contaminated by various simulated noise sources and fed as signal inputs into the Cadence Design Framework.","PeriodicalId":391668,"journal":{"name":"2009 International Conference on Microelectronics - ICM","volume":"190 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2009-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115180809","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 15

Processing APL properties to generate verification-ready MDG model 处理APL属性以生成可验证的千年发展目标模型

2009 International Conference on Microelectronics - ICM Pub Date : 2009-12-01 DOI: 10.1109/ICM.2009.5418635

K. Hussain, O. Mohamed, Sa'ed Abed

引用次数: 0

A novel framework of Optimizing modular computing architecture for multi objective VLSI designs 一种面向多目标超大规模集成电路设计的模块化计算结构优化新框架

2009 International Conference on Microelectronics - ICM Pub Date : 2009-12-01 DOI: 10.1109/ICM.2009.5418618

Zhipeng Zeng, R. Sedaghat, A. Sengupta

{"title":"A novel framework of Optimizing modular computing architecture for multi objective VLSI designs","authors":"Zhipeng Zeng, R. Sedaghat, A. Sengupta","doi":"10.1109/ICM.2009.5418618","DOIUrl":"https://doi.org/10.1109/ICM.2009.5418618","url":null,"abstract":"For the past few years modular design has become the de facto standard for the development of complex VLSI systems. Most of these modular VLSI system designs are generally multi objective in nature with the requisite to tradeoff between many contradictory parameters like speed, power consumed, cost and hardware area. They are heavily used in low end ASIC's which demand low power consumption and cost with acceptable performance and in high end ASIC's with high performance requirement. This paper presents a novel framework for the optimization of computing architecture based on hierarchy factor method. The determination of this hierarchy factor enables the designer to arrange the various resources of the system in the form of an architecture tree based on the application and the user specifications. The resulting structure would act as a pathway for obtaining the optimal architecture design option for multi objective optimization of the computing architecture used in many VLSI designs. The framework for optimization of computing architecture shown in this paper has been deduced and proved mathematically. The proposed method is capable to determine the most influential resource for a certain performance parameter in the whole system which is deduced by considering the mathematical model of the performance metric. The representation of our approach in the form of architecture tree allows easy automation of the process, useful for many multi objective optimized VLSI designs.","PeriodicalId":391668,"journal":{"name":"2009 International Conference on Microelectronics - ICM","volume":"12 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2009-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121287814","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 10

DSP-controlled direct torque control of induction machines based on modulated hysteresis control 基于调制磁滞控制的感应电机直接转矩控制

2009 International Conference on Microelectronics - ICM Pub Date : 2009-12-01 DOI: 10.1109/ICM.2009.5418603

Djamila Rekioua, T. Rekioua

引用次数: 37

Sigma-delta A/D converter for CMOS image sensors 用于CMOS图像传感器的Sigma-delta A/D转换器

2009 International Conference on Microelectronics - ICM Pub Date : 2009-12-01 DOI: 10.1109/ICM.2009.5418577

P. M. Silva, V. Correia, S. Mendez, J. G. Rocha

引用次数: 8

Didactic simulation of a metal oxide semiconductor structure 金属氧化物半导体结构的教学模拟

2009 International Conference on Microelectronics - ICM Pub Date : 2009-12-01 DOI: 10.1109/ICM.2009.5418626

H. Magrez, K. Kassmi, A. Ziyyat

引用次数: 2

An FPGA implementation of AES with fault analysis countermeasures 带故障分析对策的AES的FPGA实现

2009 International Conference on Microelectronics - ICM Pub Date : 2009-12-01 DOI: 10.1109/ICM.2009.5418647

A. A. Kamal, A. Youssef

引用次数: 6

Robust NTF design for continuous time Sigma-Delta modulators 连续时间σ - δ调制器的鲁棒NTF设计

2009 International Conference on Microelectronics - ICM Pub Date : 2009-12-01 DOI: 10.1109/ICM.2009.5418581

M. Mirzaei, H. Shamsi

引用次数: 0

PSpice modelling nonlinearity effects on ultrasonic waves PSpice模拟超声波的非线性效应

2009 International Conference on Microelectronics - ICM Pub Date : 2009-12-01 DOI: 10.1109/ICM.2009.5418582

N. Aouzale, A. Chitnalah, H. Jakjoud

引用次数: 2

Frequency domain simulation of lossy multiconductor transmission lines 损耗多导体传输线的频域仿真

2009 International Conference on Microelectronics - ICM Pub Date : 2009-12-01 DOI: 10.1109/ICM.2009.5418620

Youssef Mejdoub, H. Rouijaa, A. Ghammaz

引用次数: 1