发布求助
文献互助 智能选刊 最新文献

IPSJ Transactions on System LSI Design Methodology最新文献

筛选
英文 中文
A Case Study on FPGA Implementation of Parts Counting Orientation Recognition Method for Industrial Vision System 工业视觉系统零件计数方向识别方法的FPGA实现实例研究
IPSJ Transactions on System LSI Design Methodology Pub Date : 2021-01-01 DOI: 10.2197/ipsjtsldm.14.21
Qiaochu Zhao, Ittetsu Taniguchi, T. Onoye
{"title":"A Case Study on FPGA Implementation of Parts Counting Orientation Recognition Method for Industrial Vision System","authors":"Qiaochu Zhao, Ittetsu Taniguchi, T. Onoye","doi":"10.2197/ipsjtsldm.14.21","DOIUrl":"https://doi.org/10.2197/ipsjtsldm.14.21","url":null,"abstract":"","PeriodicalId":38964,"journal":{"name":"IPSJ Transactions on System LSI Design Methodology","volume":"63 2 1","pages":"21-23"},"PeriodicalIF":0.0,"publicationDate":"2021-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"77317959","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Experimental Evaluations of Parallel Tempering on an Ising Machine 平行回火机的实验评价
IPSJ Transactions on System LSI Design Methodology Pub Date : 2021-01-01 DOI: 10.2197/ipsjtsldm.14.27
Yosuke Mukasa, Shu Tanaka, N. Togawa
{"title":"Experimental Evaluations of Parallel Tempering on an Ising Machine","authors":"Yosuke Mukasa, Shu Tanaka, N. Togawa","doi":"10.2197/ipsjtsldm.14.27","DOIUrl":"https://doi.org/10.2197/ipsjtsldm.14.27","url":null,"abstract":"","PeriodicalId":38964,"journal":{"name":"IPSJ Transactions on System LSI Design Methodology","volume":"1 1","pages":"27-29"},"PeriodicalIF":0.0,"publicationDate":"2021-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"86338829","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Supplemental PDK for ASAP7 Using Synopsys Flow 使用Synopsys Flow的ASAP7补充PDK
IPSJ Transactions on System LSI Design Methodology Pub Date : 2021-01-01 DOI: 10.2197/ipsjtsldm.14.24
S. Nishizawa, Shih-Ting Lin, Yih-Lang Li, H. Onodera
{"title":"Supplemental PDK for ASAP7 Using Synopsys Flow","authors":"S. Nishizawa, Shih-Ting Lin, Yih-Lang Li, H. Onodera","doi":"10.2197/ipsjtsldm.14.24","DOIUrl":"https://doi.org/10.2197/ipsjtsldm.14.24","url":null,"abstract":"This paper reports a supplemental process design kit (PDK) for ASAP7 PDK using Synopsys design flow. ASAP7 is a PDK for “predictable” 7-nm FinFET technology node. ASAP7 PDK is useful for academical and educational purpose, however it only supports Cadence platform for Place and Route. A supplemental PDK is designed for ASAP7 to use Synopsys platform for Place and Route. This PDK is opened at the author’s GitHub site for both acamemical and educational usage.","PeriodicalId":38964,"journal":{"name":"IPSJ Transactions on System LSI Design Methodology","volume":"40 1","pages":"24-26"},"PeriodicalIF":0.0,"publicationDate":"2021-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"75250538","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
A Dynamic Programming Algorithm for Energy-aware Routing of Delivery Drones 配送无人机能量感知路径的动态规划算法
IPSJ Transactions on System LSI Design Methodology Pub Date : 2020-08-14 DOI: 10.1007/978-981-15-3514-7_91
Yusuke Funabashi, Atsuya Shibata, Shunsuke Negoro, Ittetsu Taniguchi, H. Tomiyama
{"title":"A Dynamic Programming Algorithm for Energy-aware Routing of Delivery Drones","authors":"Yusuke Funabashi, Atsuya Shibata, Shunsuke Negoro, Ittetsu Taniguchi, H. Tomiyama","doi":"10.1007/978-981-15-3514-7_91","DOIUrl":"https://doi.org/10.1007/978-981-15-3514-7_91","url":null,"abstract":"","PeriodicalId":38964,"journal":{"name":"IPSJ Transactions on System LSI Design Methodology","volume":"278 1","pages":"65-68"},"PeriodicalIF":0.0,"publicationDate":"2020-08-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"74165819","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 7
Synthesis and Generalization of Parallel Algorithm for Matrix-vector Multiplication 矩阵-向量乘法并行算法的综合与推广
IPSJ Transactions on System LSI Design Methodology Pub Date : 2020-01-01 DOI: 10.2197/ipsjtsldm.13.31
Yukio Miyasaka, Akihiro Goda, A. Mittal, M. Fujita
{"title":"Synthesis and Generalization of Parallel Algorithm for Matrix-vector Multiplication","authors":"Yukio Miyasaka, Akihiro Goda, A. Mittal, M. Fujita","doi":"10.2197/ipsjtsldm.13.31","DOIUrl":"https://doi.org/10.2197/ipsjtsldm.13.31","url":null,"abstract":"Recently, there have been more chances to calculate matrix-vector multiplication due to the growing use of the neural network. We have proposed the method to automatically synthesize the optimum parallel algorithm for the given environment and synthesized an algorithm for matrix-vector multiplication of a specific size matrix with 4 nodes connected in a oneway ring. This paper proposes a method to generalize the synthesized algorithm to deal with any size matrix. We generalized the synthesized algorithm for the 32 × 32 matrix to calculate N × N matrix-vector multiplication.","PeriodicalId":38964,"journal":{"name":"IPSJ Transactions on System LSI Design Methodology","volume":"152 1","pages":"31-34"},"PeriodicalIF":0.0,"publicationDate":"2020-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"85376102","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Universal NBTI Compact Model Replicating AC Stress/Recovery from a Single-shot Long-term DC Measurement 通用NBTI紧凑型模型从单次长期直流测量中复制AC应力/恢复
IPSJ Transactions on System LSI Design Methodology Pub Date : 2020-01-01 DOI: 10.2197/ipsjtsldm.13.56
Takumi Hosaka, S. Nishizawa, Ryo Kishida, Takashi Matsumoto, Kazutoshi Kobayashi
{"title":"Universal NBTI Compact Model Replicating AC Stress/Recovery from a Single-shot Long-term DC Measurement","authors":"Takumi Hosaka, S. Nishizawa, Ryo Kishida, Takashi Matsumoto, Kazutoshi Kobayashi","doi":"10.2197/ipsjtsldm.13.56","DOIUrl":"https://doi.org/10.2197/ipsjtsldm.13.56","url":null,"abstract":"In this paper, a simple and compact Negative Bias Temperature Instability (NBTI) model is proposed. It is based on the reaction-diffusion (tn) and hole-trapping (log(t)) theories. A single shot of DC stress and recovery data is utilized to express duty cycle dependence of NBTI degradation and recovery. Parameter fitting is proceeded by considering that the amount of recovery cannot be larger than stress degradation. The proposed universal model is applied to two types of transistors in different fabrication process technologies, and evaluate its feasibility to show the universality of our proposed model. It replicates stress and recovery successfully with various duty cycles.","PeriodicalId":38964,"journal":{"name":"IPSJ Transactions on System LSI Design Methodology","volume":"1 1","pages":"56-64"},"PeriodicalIF":0.0,"publicationDate":"2020-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"88130726","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Interconnect Electromigration Modeling and Analysis for Nanometer ICs: From Physics to Full-Chip 纳米集成电路的互连电迁移建模和分析:从物理到全芯片
IPSJ Transactions on System LSI Design Methodology Pub Date : 2020-01-01 DOI: 10.2197/ipsjtsldm.13.42
S. Tan, Zeyu Sun, Sheriff Sadiqbatcha
{"title":"Interconnect Electromigration Modeling and Analysis for Nanometer ICs: From Physics to Full-Chip","authors":"S. Tan, Zeyu Sun, Sheriff Sadiqbatcha","doi":"10.2197/ipsjtsldm.13.42","DOIUrl":"https://doi.org/10.2197/ipsjtsldm.13.42","url":null,"abstract":"","PeriodicalId":38964,"journal":{"name":"IPSJ Transactions on System LSI Design Methodology","volume":"10875 1","pages":"42-55"},"PeriodicalIF":0.0,"publicationDate":"2020-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"74716404","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Measurement of Variations in FPGAs under Various Load Conditions fpga在不同负载条件下的变化测量
IPSJ Transactions on System LSI Design Methodology Pub Date : 2020-01-01 DOI: 10.2197/ipsjtsldm.13.39
Y. Mitsuyama, Takashi Asada, Makio Eguchi
{"title":"Measurement of Variations in FPGAs under Various Load Conditions","authors":"Y. Mitsuyama, Takashi Asada, Makio Eguchi","doi":"10.2197/ipsjtsldm.13.39","DOIUrl":"https://doi.org/10.2197/ipsjtsldm.13.39","url":null,"abstract":": This paper presents experimental evaluations of operating speed, power consumption, and chip tempera- ture under various load conditions on commercial FPGAs. To measure the operating speed of FPGAs, we count the oscillation frequency of a ring oscillator (RO), which is implemented on one 4-input look-up table (LUT). The load condition on FPGAs can be controlled by the number of activated ROs in parallel around the measurement RO. The measurement results show that operating speed may be decreased more than10% with 142 ROs as load circuits and the degradation rates depend on the measurement location in an FPGA. The evaluation of die-to-die variations using four more FPGA boards show that there exists a non-negligible speed variation.","PeriodicalId":38964,"journal":{"name":"IPSJ Transactions on System LSI Design Methodology","volume":"47 1","pages":"39-41"},"PeriodicalIF":0.0,"publicationDate":"2020-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"89966464","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
Scalable Stochastic Number Duplicators for Accuracy-flexible Arithmetic Circuit Design 精确柔性算术电路设计的可伸缩随机数字复制器
IPSJ Transactions on System LSI Design Methodology Pub Date : 2020-01-01 DOI: 10.2197/ipsjtsldm.13.10
Ryota Ishikawa, Masashi Tawada, M. Yanagisawa, N. Togawa
{"title":"Scalable Stochastic Number Duplicators for Accuracy-flexible Arithmetic Circuit Design","authors":"Ryota Ishikawa, Masashi Tawada, M. Yanagisawa, N. Togawa","doi":"10.2197/ipsjtsldm.13.10","DOIUrl":"https://doi.org/10.2197/ipsjtsldm.13.10","url":null,"abstract":"","PeriodicalId":38964,"journal":{"name":"IPSJ Transactions on System LSI Design Methodology","volume":"530 1","pages":"10-20"},"PeriodicalIF":0.0,"publicationDate":"2020-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"78158538","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 1
R-GCN Based Function Inference for Gate-level Netlist 基于R-GCN的门级网表函数推理
IPSJ Transactions on System LSI Design Methodology Pub Date : 2020-01-01 DOI: 10.2197/ipsjtsldm.13.69
M. Amagasaki, Hiroki Oyama, Yuichiro Fujishiro, M. Iida, Hiroaki Yasuda, Hiroto Ito
{"title":"R-GCN Based Function Inference for Gate-level Netlist","authors":"M. Amagasaki, Hiroki Oyama, Yuichiro Fujishiro, M. Iida, Hiroaki Yasuda, Hiroto Ito","doi":"10.2197/ipsjtsldm.13.69","DOIUrl":"https://doi.org/10.2197/ipsjtsldm.13.69","url":null,"abstract":": Graph neural networks are a type of deep-learning model for classification of graph domains. To infer arithmetic functions in a netlist, we applied relational graph convolutional networks (R-GCN), which can directly treat relations between nodes and edges. However, because original R-GCN supports only for node level labeling, it cannot be directly used to infer set of functions in a netlist. In this paper, by considering the distribution of labels for each node, we show a R-GCN based function inference method and data augmentation technique for netlist having multi- ple functions. According to our result, 91.4% accuracy is obtained from 1,000 training data, thus demonstrating that R-GCN-based methods can be e ff ective for graphs with multiple functions.","PeriodicalId":38964,"journal":{"name":"IPSJ Transactions on System LSI Design Methodology","volume":"26 1","pages":"69-71"},"PeriodicalIF":0.0,"publicationDate":"2020-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"84408268","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
首页 上一页 下一页 尾页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信